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ABSTRACT
This final report summarizes the work at Stanford Research Institute
on the design of a fault tolerant digital computer for aircraft. Volume II
of the report is composed of two parts; Part 1 is concerned with the
computational requirements associated with an advanced commercial aircraft.
Part 2 reviews the technology that will be available for the implementation
of the computer in the 1975-1985 period. With regard to the computation task
we have categorized 26 computations according to computational load,
memory requirements, criticality, permitted down-time, and the need to
save data in order to effect a roll-back.• The technology part stresses
the impact of large scale integration (LSI) on the realization of logic
and memory. We also consider module interconnection possibilities so as
to minimize fault propagation. Volume I of this report presents pre-
liminary designs of three candidate architecture, that are suitable for
the aircraft computational environment.
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PREFACE
This report, issued in two volumes, summarizes the work of Stanford
Research Institute on Contract NAS1-10920. The goal of the contract was
to specify the design of a computer, destined for use as the central com-
puter in an advanced, high-performance commerical aircraft. Because of
the critical nature of many of the computations, fault tolerance was the
primary design goal of the computer. Other important design goals of
the computer relate to
* The matching of the architecture to the aircraft computations
° The capability for expansion or contraction to meet the
requirements of various missions
a
 The suitability to post 1975 technology.
Volume I is concerned with the architecture of fault tolerant com-
puters, that are matched to the aircraft environment. We selected and
studied three candidate architectures as part of Task I of the contract.
Two of these architectures, Software Implemented Fault Tolerance (SIFT)
and Bus Checker System (BUGS) are new and as such are described in detail.
The third candidate architecture is a multiprocessor concept that is due
to Al Hopkins of MIT-Draper Laboratories. We are aware of the extensive
work that has been devoted to fault tolerant techniques and architectures
over the past decade. However, a survey of this work has pointed out
significant deficiencies in each architecture, for our particular constraints,
For the most well-known of these previously studied architectures we document
the deficiencies.
Volume II of the report is organized as two parts. Part 1 is concerned
with the computational requirements of an aircraft, wherein it is assumed
that all of the computations scattered among special purpose analogue and
mechanical computers would be carried out by a centralized digital computer.
In addition to the usual computations associated with a commercial aircraft,
e.g. navigation, stability augmentation, decrab, we also assume advanced
cockpit displays and fly-by-wire. These various computations are categorized
according to criticality, and for each computation we derive such parameters
xi
as memory requirements, processor requirements, iteration rates, the
tolerable down time and the amount of data that must be saved in the
event of failure. These results are concisely tabulated.
Part 2 of Volume II is concerned with the technology for realizing
the central computer. It is assumed that production would commence in
the late 1970's. The two aspects of the realization that we consider are
concerned with logic and memory and with module interconnections. With
regard to logic and memory we assess the various technologies, MOS, CMOS,
BIPOLAR, etc., as a function of requirements of speed, reliability, cost,
number of units. In addition, we discuss such realizations as customized
large scale integrated (LSI), medium scale Integrated(MSI), programmable
logic in the light of the above requirements. With regard to inter-
connection technology the primary goal is to prevent the propagation of
faults beyond some predetermined module boundaries. Various approaches
toward achieving this fault confinement are assessed in terms of speed,
cost,reliability.
We would like to acknowledge the support of Nick Murray and his
colleagues at NASA-Langley—Sal Bavuso, Larry Spencer, Bill Dove, and
Brian Lupton. They interacted with us on all phases of the project and
provided valuable guidance. On the computation aspects many aircraft
and avionic specialists provided us with detailed descriptions of algorithms
as well as experience on the conversion of analogue algorithms to a
digital representation. In particular, we would like to thank the people
at Boeing, Collins Radio and NASA-Lewis Research Center who spent so
much time with us. With regard to architecture, we have had stimulating
discussions with Al Hopkins, Al Avizienis, Bill Carter, Bill Martin,
Barry Borgerson and Jim Miller. Many of their ideas are reflected in
our candidate architectures.
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I INTRODUCTION AND BACKGROUND
This part of the report documents SRI's work on estimating computational
requirements for an ultrareliable airborne digital computer for use
in an Advanced Technology Transport in the 1975-1985 time period. This
work constituted Task II of SRI's project on the design of a fault-
tolerant airborne digital computer, being conducted under Contract
NAS1-10920 with NASA Langley Research Center. The purpose of this
contract is to develop an ultrareliable computer design, through use of
fault tolerance, and the purpose of the task reported on here is to
develop estimates of the computational requirements imposed by all
contemporary and projected future avionics and aircraft functions.
These estimates are to be used for determining the computational size
and power required on the digital computer, as well as to specify other
constraints such as reconfiguration time.
The scope of the computational requirements task is sharply
delineated by the task's objective to provide necessary informational
input to the computer design task. This scope includes researching
various avionics and aircraft functions to the depth necessary to
develop representative computational estimates for sizing the computer
design. Development of refined, or "optimal," algorithms for digital
computer implementation of such functions is beyond the scope of this
effort. Assumptions and simplifications were made as necessary within the
course of this study to stay within this scope. These assumptions represent
qualifications on the generality of our results. The assumptions and
simplifications are documented in this report to permit rederivation
of computational estimates under different assumptions should there be
in the future a change in the trend of evolution of aircraft and
avionics functions from that perceived at the time of this writing.
Many of the aircraft functions included in our research are not now
a part of any commercial aircraft. Some of these functions are in con-
ceptual stages of development. Others have flown experimentally, often
using an implementation other than a digital computer. Thus our
estimates are derived in an environment that is clearly one of in-
complete information. We reduced functional concepts to computational
estimates by making whatever assumptions seemed necessary; we translated
functions currently implemented by analog mechanical or logical means
into digital computer computational estimates using engineering judgments
and much information obtained in oral discussion with practicing avionics
and aircraft system designers. Those individuals whom we contacted for
information and their judgments are listed in Appendix A.
The remainder of this report is organized into three sections. The
first of these, Section II, describes the way we have classified aircraft
functions, and the definitions and methodology we have used to state
reliability requirements for the airborne computation of these functions.
Section III summarizes in tabular form the computational estimates that
have resulted from our work. Finally, Section IV discusses functions
individually to elaborate on the specific assumptions, sources of infor-
mation, and character of computation.
II FUNCTION CLASSES, STUDY METHODOLOGY, AND RELIABILITY CONSIDERATIONS
For purposes of this study we have divided aircraft and avionics
functions into five classes, as follows: (1) Attitude Control, (2) Flight
Path Control,(3) Navigation,(4) Communications (including ATC interaction
and collision avoidance consideration) &(5) Aircraft Systems Support
Functions. Function Class 1, attitude control, includes in our defini-
tion conventional stability augmentation (considering the aircraft as a
rigid body), and any desired handling qualities modification. Function
Class 2 consists of the control loops that drive the attitude control
system to achieve and maintain a desired flight path in three dimensions
and in time. The navigation functions of Class 3 are those that enable
determination of the desired flight path, using inertial, air data, and
radio sensing for position and velocity determination. Class 4 includes
communications between various distinct functions within the aircraft,
and communications external to the aircraft, including cooperative
collision avoidance, participation with air traffic control, and transfer
of other noncontrol messages between air and ground. Class 5, a
miscellaneous category, contains such important functions as that of
operating the aircraft power systems, the integrated data sensing and
recording function (AIDS) coming into use in commercial aircraft, and
other system monitoring functions. The computational results table in
Section III lists all those functions that we have considered in this study.
To permit the computer design to exercise fault tolerance in the
most flexible manner to support the aircraft mission requires having
some notion of priority among aircraft functions. The concept of criticality
defined below serves this purpose. Within the context of the extent to
which a function is critical to performance of the aircraft mission, we
will define reliability requirements for these functions.
There are several component aspects of criticality. These are
discussed below and a shorthand notation for referring to them is
defined in subsequent tables:
(1) In iterative computation of any aircraft function, the
possibility exists that through either a computer failure
or a deliberate allocation of computing priorities, occasionally
a prescribed computational iteration may not be performed.
Depending on the aircraft function itself, this may have no
noticeable effect on aircraft performance or may seriously
degrade some aspect of performance. To permit the most
flexibility in designing the computer, we define, on a
function-by-function basis, the number of successive iterations
that can be missed, on an occasional basis, without serious effect
on performance of that aircraft system. This parameter is
denoted as MISS, generally a small integer.
(2) Again, depending on the particular aircraft function, the
degree of necessity of preserving correct working data (including
current state information) in the event of a computational
failure is an important computer design criterion. DATA, the
"yes or no" parameter, specifies whether such data need to be
protected or not.
(3) In the event that an aircraft function being implemented in a
digital computer fails and cannot be brought to operating
status (computation re-established) within MISS iterations,
there are several possible situations that may exist, with various
implications for the seriousness of the failure. We use the
term backup to denote a substitute function, one that can serve
in lieu of the failed computer-implemented function. For example
a fly-by-wire attitude and flight path control system may have
a mechanical linkage as backup, or one computer function may
substitute for another; e.g., navigation may be continued
using air data and radio information in the event of an
inertial system failure. There are four possible situations:
(a) No backup inside or outside the computer.
(b) Backup only via another computer function.
(c) Backup only outside the computer.
(d) Backup both internally and externally.
BACK, the parameter that specifies which of these possibilities
exist, has value a, b, c, or d, corresponding to the listing
above.
(4) For our purposes we define reliability as the probability
that a function will not be absent (not computed) for more
than MISS iterations at one time during any one-hour period.
It is felt that reliability required can be adequately described
in terms of function classes rather than for each individual
function. For this purpose we consider each function to be
in a certain "functional criticality class." One reliability
value (designated REL) will be estimated for each such class,
for each possible condition of backup.
We recognize five levels of criticality, as follows: Criticality
Level 1—A function immediately critical to the safety of flight, e.g.,
stability augmentation for an inherently unstable aircraft. Criticality
Level 2—A function that will be critical to the safety of flight at some
future time during the mission, e.g., altimetry or airspeed display.
Criticality Level 3—A function whose loss requires a significant change
in mission to avoid degradation of safety, e.g., gust alleviation stability
augmentation failure requiring significant change of speed and altitude.
Criticality Level 4—A function whose loss imposes substantial operational
penalties on air crew or ATC, e.g., navigation or communication failure.
Criticality Level 5—A function whose loss has undesirable economic
consequences but no significant safety degradation or operational penalty,
e.g., loss of airborne integrated data system function, engine trim control
or active structural fatigue control. Obviously, reliability requirements
will decrease with increasing criticality level. Table 2 in Section III
shows on a function-by-function basis the values that we adopt for the
parameters MISS, DATA, BACK, and criticality level. The necessary
iteration rate for computation of each of these functions is indicated
on this chart as well. The concept of allowing a few missed iterations
without declaring a failure is unconventional at this time and deserves
some comment on how we develop values for the MISS parameter. Simply
stated, the estimated length of time that would have to elapse before a
noticeable or dangerous condition developed, following failure of
computation of any particular function, is stated in terms of the number
of iterations it represents. For example, occasional loss of up to three
iterations of the attitude control computation is considered tolerable.
This represents 0.15 second at the iteration rate quoted, an interval
too short for any untoward condition to develop.
Table 1 states the reliability requirements we adopt in terms of
function criticality levels. The values listed in the table are failure
probabilities, defined as one minus the probability that the function will
not be absent for more than MISS successive iterations per hour of oper-
ation. We assume no repair in flight outside of the built-in fault
tolerance for each function. A 4-hour mission is assumed, and all
failures are assumed to be detected immediately. The following para-
graphs described the rationale and assumptions that we used to generate
reliability requirements.
TABLE 1
RELIABILITY REQUIREMENTS*
CRIT
1
2
3
4
5
BACK
a
icf8
icf8
0.8 X 10~4
2.5 X 10~4
~4
3.3 X 10
b
-4
2.5 X 10
2.5 X 10~
2.5 X 10~
2.5 X 10~
-4
3.3 X 10
ct
>io-8
>io-8
>0.8 X 10~
>2.5 X 10~4
-4
>3.3 X 10
d
-4
>2.5 X 10
>2.5 X 10~
>2.5 X 10~
-4
>2.5 X 10
-4
>3.3 X 10
* Entries are (1-reliability).
t Entries under c depend on alternative computer load.
The basis for the reliability requirement that we have assumed,
for purposes of this study, is the statistical fatal accident rate for
the best year (1971) scheduled air carrier civil aviation statistics.
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This risk is about 10 /per-hours exposure, and is about the same as
the risk of contracting a fatal disease. Making a conservative assumption
that there will be no survivors from an accident due to loss of a
criticality level 1 or 2 function, we have an equivalent event—a fatal
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aircraft accident—with the same probability, 10 /aircraft hours
flown.
Sufficient information is not available to us to derive, through
reliability budget considerations, a reliability requirement for the
airborne digital computer. Therefore, we will use our own judgment
as a crude estimate, realizing that this is little more than a guess
at present. First, we will assume that 10% of the total fatal aircraft
accidents are associated with failures within the airplane and power
plant systems, and we will assume further that the avionics functions
associated with the airborne digital computer are allowed to contribute
10% of this reliability budget component. Thus we have a reliability
_Q
requirement of 10 per hour of operation for a level 1 or level 2
function with no internal or external backup (BACK Condition "a") . This
represents a probability two orders of magnitude smaller than the best
civil aviation statistics for overall fatal accident rates.
We recognize and point out here that the basis for our reliability
requirement specification, described above, represents only the most
cursory and first-cut sort of analysis. However, we have been unable
to uncover up to this point any firmer basis. To our knowledge FAA has
never publicly expressed an acceptable quantitative level of safety
for the system. Thus we must be content for the present with the values
assumed here and must recognize in our computer architecture design
task the fact that this number may change in the future should more information
become available.
For Criticality Levels 3, 4, and 5, respectively, we postulate an
acceptable incidence of failure to be once per 3000 missions (a 4-hour
mission is assumed), once per 1000 missions, and once per 3000 hours
(750 missions) respectively. These numbers are rationalized as follows:
For level 3, this means an unpleasant, less safe situation in an aircraft
once in about ten years of operation, and for the frequent air traveler,
once in several hundred years. For level 4, it means a severe operational
penalty for a flight crew about once every three or four years. For
level 5, assuming that a level 5 failure could eventually cost as much
as $50,000, the number postulated would mean an increase in total costs,
over the lifetime of the aircraft, in the neighborhood of 1 percent.
For the case of BACK condition "c," we assume that a function's
failure would have the impact of a level 4 failure with BACK condition
"a." Thus, levels 1, 2 and 3 requirements can be degraded to the level
4, BACK condition "a" requirement.
For BACK condition "b," for want of knowledge at this time concerning
the impact on the computer's load of having to invoke a substitute,
backup, function, we use (conservatively) the no-backup requirement of
BACK condition "a." The impact of a failure of a function with backup
condition "d" is evidently no worse than that of either a condition
"b" or "c" function failure, so without further information on the impact
of such a failure on crew workload or computer load, we use (again con-
servatively) the lessor reliability of those for conditions "b" or "c."
Ill COMPUTATIONAL RESULTS SUMMARY
This section presents in tabular form the individual and aggregate
computational requirements that we have estimated for the avionics and
aircraft functions considered. Table 2 is a tabulation of various
computation-related parameters on a function-by-function basis. Table
3 presents, again on a function-by-function basis, the computational
estimates in terms of memory and computer time required. Aggregate
estimates for the assumed heavy load case of instrument approach and
landing—under conditions of zero visibility (Category III-C)—appear
at the end of this table. Notes related to the entries in Table 2 and
3 appear following these tables.
Certain qualifications and explanations must be presented along
with these tables. These are the subject of the following paragraphs.
First, the reader must bear in mind the scope prescribed for this compu-
tational requirements estimation task, namely, to provide estimates for
sizing a computer complex, rather than to design refined avionics
functions for digital implementation. Thus, while the numerical entries
in these tables may be stated in terms of tenths of a percent, these values
are merely the values arrived at from analysis of the particular examples
studied. The conclusion one should draw is that the computational require-
ment of such a function is roughly equivalent to the value stated.
The numerical tabulations of Table 3 also deserve some explanation
here. These estimates are derived in terms of a "reference" or "bench-
mark" computer with the following characteristics: Two types of opera-
tions are assumed, a long (multiply, divide) requiring 16 microseconds,
and a short (load, store, add, subtract, test), requiring 4 microseconds.
Instructions are 24 bits, including provisions for address. Data registers
of both 16- and 32-bit sizes are assumed available. All such data are
held in core or other high-speed memory. The reference machine contains
a clock or other suitable provision for referencing real time.
10
The concept of tolerating the possibility of MISS computational
iterations was adopted to provide maximum flexibility for computer
reconfiguration in the event of failure. The numbers for this parameter,
presented in Table 2, are merely informed judgments, not precise estimates.
The only consideration used in arriving at these numbers was that the
time interval represented should be short enough that no unpleasant
aircraft behavior can occur, yet long enough to permit the computer to
reconfigure itself so as to tolerate an internal fault. Similarly, our
placement of aircraft and avionics functions in particular backup classes
has been done on a judgmental basis, considering current practice, per-
ceived trends in aircraft technology, and the advanced technology
transport typical mission, a 4-hour, Mach 1, air-carrier-type flight,
in a civil aviation context. Assignment of a criticality class number
to each function was done on the same basis, using judgments made on the
basis of our own aviation experience and that of airline and aircraft
manufacturing people with whom we discussed the matter.
Entries in the column labeled "Data Protection" indicate the necessity
of preserving working data for a particular function in the event of a
computational failure. For example, recovery from a failure of a
navigation computation usually requires having available the last
computed position or velocity components. Therefore, these data must be
protected from loss due to computational failure. On the other hand,
recovery from active flutter control computation failure can be made
solely with new sensor data as it is acquired. No working data need
be protected.
The final column of parameter values in Table 2 lists the
iteration rate assumed for each full computation of the particular
function. These rates were adopted on the basis of a reasonable balance
between current conservative commercial aviation design practice, trends
in new aviation technology, and results of experimental avionics programs
now in progress within the Government and aviation manufacturing industry.
Some of the iteration rate entries define a range of iteration rates,
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TABLE 2
RELIABILITY PARAMETERS
Function Classes 1 and 2 (Attitude Flight and Path
Control)
Digital attitude control (with stability
augmentation) for flight conditions other
than automatic landing
Active flutter control
Active gust maneuver load control
Automatic flight path control
Automatic landing including ILS/Inertial/DME
and attitude control during automatic
landing
Other autopilot
Electronic attitude director
Function Class 3 (Area Navigation and Related
Functions)
Supervisor (mode selection, etc., automatic
timing)
Inertial (cf Note 6)
Radio
VOR/DME
Alternates (multiple DME, Omega)
Air data
Optional combination (Kalman filter)
Processing of flight data (enroute)
Airspeed, altitude
Display
Graphics •
Text
Function Class 4 (Communications, ATC)
(4)Collision avoidance (cooperative)
(5) Data communications, programs
Aircraft (internal)
Air/ground/air
Function Class 5 (Support Systems)
Aircraft integrated data system
Instrument monitoring
System monitoring and management
Life support monitoring and management
Engine systems control and operation
HISSed
Iterations
2-3
2-3
2-3
2-3
4-5
0,4
4-5
4-5
4-5
2-3
2-3
2-3
2-3
4-5
1-2
—
—
4-5
2-3
2-3
3-4
1-2
Data
Protection
Yes
No
No
Yes
Yes
No
Yes
Yes
No
No
No
Yes
No
No
No
No
Yes
Yes
No
No
Yes
Yes
Yes
Yes
BACKup
Class
a
a
a
a or b
b
b
b
a
d
d
b
a
b
b
b
b
b
a
b
a
a
a,b
b
a
Criticality
Class
1
1
3 and/or 5
1
4
1
4
2
4
4
4
4
4
4
4
4
4
—4
5
4
1-4
1-4
1-2
Iteration
Rate
(per second)
5,20
250
240
20 (Horiz. Calc.)
160 (Vert. Calc.)
33 (Autothrottle)
5
30
—
1-25
5
5
—1/5
5
8,16
1,8
10
1/3,670
1/4 to 250
Up to 4
1/4 to 4
5
1/2
<l/2
33
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TABLE 3
DATA PROCESSING REQUIREMENTS
Function Classes 1 and 2 (Attitude and
Flight Path Control)
Digital attitude control (with
stability augmentation)
Active flutter control
*Active gust maneuver load control
Automatic flight path control
*Automatic landing
Other autopilot
*Electronlc attitude director indicator
Function Class 3 (Area Navigation and
Related Functions)
Supervisor (mode selection, etc.)
*Inertial
Radio
VOR/DME
Alternates (multiple DME, Omega)
Air data
Optimal combination (Kalman filter)
Processed flight data (enroute)
*Airspeed, altitude
Display
*Graphics (horizontal situation
indicator)
Text
Automatic tuning, flight-leg switch-
ing, etc.
Function Class 4 (Communication, ATC)
*Collision avoidance
Data communications, programs
*Aircraft (internal)
*Air/ground/air
Function Class 5 (Support Systems)
*Aircraft integrated data system
*Instrument monitoring
*System monitoring and management
*Life support system monitoring and
management
*Engine systems control and operation
Totals: Memory
Operations/ time — for
heaviest load case*
Memory
Instructions
1845
70
45
750
150
790
75
2100
250
400
110
250
450
360
890
640
200
550
280
550
650
1800
900
900
1300
16300
—
Data/Buffers (32 bits)
230
22
15
275
100
520
15
150
50
105
25
65
100
70
5360
8700
50
600
425
137
650
100
50
50
200
18100
—
Operations /Second
Shorts
8400
17500
7200
23100
—
46000
—
14300
1450
—
—
150
10000
3500
16200
15000
—
14900
7000
620
1200
5800
480
<480
42700
—183500
Longs
4040
4250
1680
7900
--
7700
—4860
600
—
—
50
4400
1320
3900
1000
—
1570
—
--
60
2040
170
<170
19000
—50400
Comp. Time
(percent)
9.9
27.6
5.6
22.0
—30.8
—13.5
1.7
—
—0.2
11.0
3.6
12.8
7.6
—
8.5
2.8
0.25
0.6
5.6
0.5
<0.5
47.5
—154.0
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NOTES FOR TABLES 2 AND 3
1. An asterisk indicates functions operational during heaviest requirement
on computer - the instrument approach and landing phase under con-
ditions of zero visibility (Category III-C).
2. A dash in these tables indicates an innapplicable column heading,
or a function with negligible or nonsustained load.
3. Two numbers separated by hyphen indicates a range of possible values.
Two numbers separated by a comma indicates a major and a minor
iteration cycle.
4. Figures for collision avoidance are based on Time/Frequency CAS.
SECANT System could have time requirement four to five times the
stated figure. Also, the memory requirements would probably be
increased substantially.
5. The data communications time requirements do not include provision
for the actual data transfers because simultaneous program and I/O
operations are to be implemented in independent memory banks. Esti-
mates are for approximately 6450 and 3700 input and output data
transfers per second, respectively.
6. The Inertial System Criticality Class of (2) pertains to trans-oceanic
travel where no other navigation and separation-assurance facility
is universally available. However, if radio-based systems with world-
wide capability are universally introduced, the Criticality Class
would become (4). This applies currently to continental operations.
7. Criticality Classes:
1. Immediate safety of flight impact.
2. Eventual safety of flight impact.
3. Significant change-of-mission impact.
4. Operational impact.
5. Economic impact.
Backup Classes:
a. No backup.
b. Backup external to computer only.
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c. Backup internal to computer only.
d. Both forms of backup
For further description, refer to Section II.
The estimates for totals are derived on the assumption that commonly
used mathematical functions—e.g., SIN, COS— and computer management
functions—e.g., dispatching, loading—are available within the
appropriate elements of the central complex. The computational
requirement of these functions is architecture dependent, and
hence is considered as part of the architecture design.
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or several of them for one function. This type of entry signifies
that for the functions indicated several iteration loops operating at
different rates are involved in computation of the function.
Thus, the entries in the column marked Computer Time (Percent)
represent the percent of the computing time of the reference machine
that the indicated function would consume.
No provision for bulk storage of data is indicated in these tables.
While some such provision is desirable, we have not investigated the
extend of added storage desirable because differences in size of such a
store would have little or no significance for the computer architecture
design task. Hence, while it does appear that some bulk store capability
is desirable the amount required is not relevant for the purposes of
this study.
Because many of the functions studied are currently operative only
in experimental digital form, or not currently implemented digitally at
all, we were unable to define precise requirements for function itera-
tion rates for many of these functions. Future design and experiment
programs will have to take place before definitive iteration rates can
be determined. Thus, we have used the iteration rates developed from
our analyses and best judgment, and have development computational
requirements parametrically in terms of these iteration rates and the
number of "shorts" and "longs" to facilitate re-estimation of functional
computational requirements, in the event that different iteration rates
and/or computation rates prove to be desirable.
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IV DISCUSSION OF COMPUTATION REQUIREMENTS ANALYSIS FOR EACH FUNCTION
A. General
In the following pages we document the process analyzed to estimate
computation requirements. For each function discussed in this section
we indicate the type of information used in our analysis, the technical
and operational assumptions made, the character of computation involved
for each function, and the approach to estimation. We have discussed
simplifications used to facilitate the analysis as well, where appropriate,
and have indicated areas where information available to us is incomplete
to the extent that confidence in the accuracy of the results obtained
is not warranted.
B. Digital Attitude Control Including Conventional (Rigid Body) Stability
Augmentation and Handling Qualities Modification, for all Flight
Conditions other than Automatic Landing
The computational requirements for this function are derived from
1*
an algorithm developed by R. Montgomery of NASA Langley Research Center.
Since the parameter values used in the reference paper are for a different
aerodynamic design than the ATT, we have assumed as a preliminary estimate
an iteration rate of 20 per second for the attitude control loop. While
this rate is apparently adequate for use in an enroute environment, the
rate needs to be higher for the approach and landing phase.t A rate of
160 iterations per second is used in conjunction with automatic landing
(see IVD).
We assume for our analysis the following control surfaces: 'Rudder,
tail elevator, paired ailerons or flaperons, and an individually
controllable pair of inboard spoilers, neglecting trim surface, flaps,
and any aero-elastic mode control surfaces (these later are treated in
Section IVC). This gives five control commands to be computed each
0.05 second.
The following notation is defined for purposes of stating the
control algorithm:
*References are listed at the end of the report.
tDiscussions with H. Tobie, the Boeing Company, Seattle, Washington
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Let: |j, be the control (5) vector at time k
9 be the "staleness" of the sensor information at
control application (should be 0.02 second or less
here)
X be the aircraft state vector at k (assume six trans-
k
lation and six rotational components)
T be the control iteration rate (assumed 0.05 second
here) .
Then the computation is, assuming constant T and 9,
where p,p is the pilot input, a three-vector, K is 5 x 5, H is 5 x 12,
K.
E is 5 x 3.
The components of the matrices K, H, and E are assumed programmed
over four ranges of velocity and three of configuration (two of these being
in the low-speed range only). This gives six set of matrices.
Since constant T and 9 appears satisfactory, there is no need to be
concerned with the derivation of the matrices, which appears in the
referenced paper.
The state vector may be assumed to be smoothed by some estimation
algorithm (e.g., Kalman filter), based on sensor measurements. The compu-
tational aspects of this process are estimated as that derived in SRI
2
Project 8274 (Flight Control Data Instrumentation Internal Redundancy) .
The assumed filter update rate is 5/second. Because the resulting
state estimate is derived from past as well as current information, it must
be protected from loss in the case of computational failure.
The output of any autopilot function (other than autothrottle) is
assumed to feed into the attitude control computation in lieu of the pilot
command input term Eup .
k
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The numerical values for the computation requirements based on the
equations described above are summarized in Table 3 of Section III.
C. Active Flutter Control and Gust/Maneuver Load Control
This section describes the analysis of stability and flutter con-
trol . Equations developed by Boeing are used for the analysis. Input and
output parameters are described, and the transforming functions are pre-
sented in a form suitable for use in a sampled data system using a
digital computer.
Since these functions are not currently a part of civil aviation
aircraft design practice, the source equations and their subsequent
transformations should be considered only as examples of what might be
encountered.
1. Stability Augmentation
We use the model of a gust/maneuver load stability augmentation
o
system as developed by Boeing. Their concern was to control the vertical
and lateral linear accelerations in the passenger compartment. From
727 and 720 B performance, and from the results of SST simulator tests,
there were established criteria for the maximum g forces in the cabin,
i.e., 0.11 g vertical and 0.055 g lateral. The source of the g forces
was turbulence, arising from wind gusts. There exists a model for the
statistical distribution of the rms gust velocity as a function of
altitude. By applying several simplifying criteria, the gusts of interest
were reduced to 5.6, 8.2 and 9.8 ft/s rms, for cruise, descent, and landing
approach conditions, respectively.
Boeing designed two augmentation systems to maintain the
passenger compartment accelerations within the prescribed limits. For
vertical acceleration control there is sensed:
(1) The vertical acceleration at the aircraft's center of
gravity; control signals are developed for driving the
aft segment of the full span trailing edge flap.
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(2) The pitch angular rate; control signals are developed
for the elevator.
For lateral acceleration control, the rudder is controlled by
signals that measure aft body lateral acceleration, and yaw rate.
The Laplace transforms of the surface control signals are
given as follows:
Vs) - Ki rrin Vs) (
+K2
VS) =CRs(S) -K3 F-n YS(S) +K4 s--^ yS), (3)
where the indicated transforms apply as follows:
F (S) - flap control
s
E (S) -» elevator control
S
R (S) -* rudder control
S
X (S) -» acceleration at the center of gravity
S
C (S)-* pilot Ts elevator command
ES
•
6 (S) -* pitch angular rate
S
C (S)-* pilot's rudder command
RS
Y (S) -* aft body acceleration
S
•
\|; (S) - yaw rate
S
K > K , K , K Constants during any given flight condition
J. £t O 4
(cruise, descent, landing approach) but
differ from condition to condition.
Where the control system is implemented by means of a digital
computer, it is more appropriate to use sampled data system concepts, and
the Z transform. We thus recast the set of three equations into Z
transforms, as shown below:
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Fz(Z) = K ( -T -1 ) Z ( — X(t) I1 \ 1 - e Z J \dt (4)
-2T -1 / Z1 - e Z /
(5)
(6)
+ K
where T is the time interval between samples.
If f (t) is a continuous function in t, its sampled form will be
f*(t), where
CO
* Y.f (t) = f (t) *-* 6(t - nT).
n=-°°
and 6(t - nT) represents an impulse of unit area at a time nT.
lently, we obtain
Equiva-
f (t) = f(nT) LJ 6(t - nT).
n=-cn
In the same manner, we can treat the other input and output functions:
e(t), r(t), x(t), c (t) , 6(t), c (t) , y(t), and f(t) .
E R
The transforming function is treated as being implemented by a
system as shown below:
I(nT) —
•*• 0 (nT)
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where A is a delay of time T.
For Eq. (4), the filter function is ~T7~1 •
If i(nT) is the value of the nth sample to the filter, we
derive the filter system to be
f(nT) = i(nT) + e~T f((n - 1)T), with
i(nT) = K ((x(nT) - x ((n - 1)T))/T) so that
f(nT) = Kl (x(nT) - x ((n - 1)T)) + e"Tf((n - 1)T) . (7)
In an analogous form, we develop that
-2T -
e(nT) = c (nT) + 2K(9(nT) + e e((n - 1)T)), (8)
JE 2
_ — 2T
wnere
 e ((n - 1)T) = 9((n - 1)T) + e e ((n - 2)T)) .
The equivalent for Eq. (6) is given to be
r(nT) = c (nT) - r(nT) + r(nT), (9)
R
— Jf _Q
where r(nT) = _3 (y(nT) - y((n - 1)T)) + e ' r ( (n - 1)T)
T
= K * -0.25T =
and r(nT) = Jl (\jl(nT) - \||((n - 1)T)) + e r((n -
T
2. Flutter Control
The flutter control system has as its objective the control of
vertical and torsional oscillation modes of the wings. The control
4
system used here as a model was described by Boeing.
The particular concept of interest to us provides control sig-
nals only to the outboard trailing edge surface of the wing. No control
is provided of other postulated wing surfaces, i.e., leading and trailing
edges of the inboard and mid-span surfaces, or the outboard leading edge
surface .
The equations used in the Boeing analysis were referred to the
wing chord, 240 inches long, that passed through the outboard surfaces.
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Each surface, leading and trailing, was 0.2 chord wide. Vertical
acceleration was sensed at a 0.3 chord point, and a 0.7 chord point.
The signal for controlling the trailing edge surface is e(t)
(t)dt
e(t) = 2G(2,1) 0VJ wl (t) dt +
50(2,2) (h'2(t) - hi(t))dt dt
5G(2,2) - K (t))dt (10)
where
and
w i(t) = +^
_„ / -t-\ »/w21(t) = +^
/ h^ (t)era (t)dt dt
h (t) - K (t)
f f(h (t) - K (t))dt dt
J J 2 1
(ii)
The other variables and constants are defined below:
h' (t) = the acceleration measured nearest the leading edge
h (t) = the acceleration measured nearest the trailing edge
4M
c = the chord length
= system constants.
An essential ingredient of the control concept is the use of a
rate signal divided by frequency. It is apparently assumed that the
measured accelerations are dominated by sinusoidal time functions so that
the notion of frequency has meaning. Given the sinusoid, then Eqs. (11)
and (12) can be used to obtain instantaneous frequency. Alternatively,
zero-crossings can be detected and the period measured. Boeing imple-
mented both techniques using analog elements. Problems of noise appeared,
causing w(t) to become 0 at times, thus upsetting the integration process.
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Protection against these occurrences is not provided here.
If the input signals K (t) and h (t) are sampled at a rate of
-L £
ff , then we represent the sampled signal at the nth sample time as K (nT)
1
and h (nT), respectively. By integration of the samples we obtain
= Ki(nT) + h ((n - 1)T)
= h (nT) + h ((n - 1)T)
X 1 1
and similarly for h (t) - K (t).
& -L
Using these sampled inputs, we develop Eq. (13), which incor-
porates the features of Eqs. (10), (11), and (12):
e(nT) = a (nT) + a (nT) + a (nT), (13)
1 £t O
where
p, (nT) (14)
h (nT) = h (nT) + n ((n - l)T)
1 1 1
a (nT) = K Ah(nT) (15)
2 12
Ah(nT) = Ah(nT) + Ah((n - 1)T)
Ah(nT) = AK(nT) + AK((n - 1)T)
AK(nT) = K (nT) - h (nT)
£t J-
a (nT) = K Ah(nT) p (nT) (16)
3 13 2
30 Sampling Rate
We estimate that 240 samples per second will need to be pro-
cessed for the vertical and lateral stability augmentation systems described
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by Eqs. (1) through (12). This estimate is derived from a visual examination
of some graphs that accompanied the Boeing report. It appeared that the
g forces had a maximum frequency component of 24Hz. A minimum of 48
samples per second is thus indicated, with 240 samples being five times
that minimum.
The flutter control system had a "frequency range of interest"
of 5 to 25 Hz; thus we talk in terms of 250 samples per second there,
for each accelerometer pair on each wing.
Equations (8) and (9) form the basis for the stability augmen-
tation estimate, while Eqs. (13) through (16) are used for the flutter
control estimate. These are all summarized in Table 4:
TABLE 4
DATA PROCESSING REQUIREMENTS
FOR
STABILITY AUGMENTATION AND FLUTTER CONTROL
No. of instructions executed Shorts
per iteration Longs
CPU time required per iteration
(microseconds)
Number of iterations per second
CPU time (in milliseconds) re-
quired per second
Program storage required (words)
Data storage required (words)
Application
Stability
Augmentation
30
7
232
240
55.7
43
13
Flutter
Control
70
17
1104*
250
276
69*
22*
*See discussion below.
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Driving the stability augmentation programs are five input
variables, while two output variables are generated to drive the control
surfaces. In making the estimates shown in Table 4, it is assumed that:
• All the inputs are sampled each iteration by the execution
of a single input instruction, while both outputs are
transmitted each iteration by the execution of a single
output instruction.
» The input and output instructions were "short," and each
required one word of program storage.
• All I/O transfers required no CPU time.
• The transfers were into and out of the data storage area.
The flutter control program was similarly treated, but with
four input variables and two output variables.
Flutter control is applied separately to each of the two
wings, but a common program serves to control both. Thus only one copy
of the code, 69 words, need be kept in storage, but two separate sets
of data storage (11 words each, 22 words total) are maintained. One
iteration is considered to serve both wings requiring the 1104 micro-
seconds; thus each wing requires only 552 microseconds per iteration.
D. Automatic Flight Path Control
There are two functions in this category: (1) the automatic landing
functions and (2) other autopilot functions to be used in enroute mode.
The automatic landing functions are discussed at some length in the
following paragraphs. The "other autopilot" functions are not discussed
here, however, because most of the functional elements usually considered
as the "autopilot" are in this report contained in the navigation* and
digital attitude control functions. Only a small amount of memory, for
instructions and work data, is required to transfer the necessary navigation-
*For example, computations of bearing (and time/distance) to waypoint, track,
cross-track deviation, wind/drift, etc.
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related calculations to the digital attitude control command input.
The assumed numbers are indicated in Table 3 of Section III. The minimal
required computational operations attendant to these transfers, assumed
to occur at a rate of 5/second, are included in the time estimates for
the navigation and attitude control functions.
1. General Considerations
Particularly with the advent of the larger, more expensive
transports such as the 747, DC-10, and L-1011, an all-weather capability
becomes increasingly important. The costs of a delayed or diverted flight
are very expensive in terms of passenger man-hours, cost of nonoptimum
aircraft usage and so on. The most critical factor in flight-schedule
reliability is the all-weather approach, landing and roll-out capability
(Category III-C). Such a capability will certainly require a fully auto-
matic integration of radio and inertially derived data into the aircraft
control system with a sophisticated display system to optimize the pilot
monitoring function (see Section IVE, "Electronic Attitude Director
Indicator").
Automatic landing systems based on analog processing techniques
have been carried to advanced stages of development—in fact, all 747s
are so equipped, and are flown extensively in the automatic landing mode
in commercial operations under clear-weather conditions.* However, digital
systems are just now being subjected to significant research and development, t
*To date, no U.S. airports have been commissioned for fully blind landings
(Category III). However, commissioning of the Heathrow Airport at
London for a Category III type of operation has recently been reported.
BOAC has procured a special Boeing 747 equipped with triplicate hydro-
electric actuators for control surfaces for use in connection with flight-
test programs. The French have commissioned Caravelle aircraft with analog
equipment for Category III-A and -B approaches since 1964. Lear Siegler is
connected with the French company responsible for the equipment and reports
successful performance with new units designed for the L-1011 that assures
Category III-C capability.
tAs of February 1972, Boeing had just completed the flight-test portion
of an Autoland project for the Federal Aviation Agency (FAA), and was in
the process of writing the final report. Lear Siegler reports that it
has a current project for development of a digital system for the U.S. Navy.
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Definitive design information on such systems is therefore not generally
available, and the data-processing requirements data of this report must
therefore be considered to be approximate.
Fully-effective automatic landing systems require integration
(complementary filtering) of radio and inertially derived guidance data.
There are two prime reasons for this:
(1) Radio-based Instrument Landing Systems (ILS) guidance data
are subject to spurious "bends" of significant magnitude—
due to reflections from both fixed objects and moving
aircraft. The short-term stability of the intertial
system suppresses these spurious bends.
(2) In the event of the complete loss of ILS ground-based
transmissions during the critical final stages of the
approach, it would be desirable to avoid aborting the
landing. Boeing claims that with ILS failure at any time
within 15 seconds of touchdown, automatic landing can be
continued on inertial data alone more safely than execution
of a "Missed Approach."
The ILS type of system thus far used in automatic landing tests
has been the conventional system that constrains the final portion of the
approach to two discrete "beams"—the lateral-guidance "localizer" and
the vertical-guidance "glide slope." However, for the long term, imple-
mentation of a more flexible system of scanning beams providing both
lateral and vertical position information throughout relatively wide
sectors is virtually assured—the alternatives being investigated are
based on microwave transmissions and are designated as Microwave Landing
Systems (MLS).* Coupled with precision Distance Measuring Equipment (DME)t
*See Ref. 5. The basic MLS document is Ref. 6. As of January 1972, the
FAA has awarded contracts to six firms for first-phase studies on various
MLS techniques.
tProjections are for an accuracy of the order of 20 feet.
28
installed at the projected touchdown point, the aircraft position is
to be available in all three dimensions, thereby providing the basis for:
• More flexible specification of approach paths in high-
density terminal areas.
« More flexible specification of the vertical profile of
the approach to facilitate noise abatement.
However, the MLS specification is restrictive in the sense that vertical
and lateral guidance data are to be available only five times per second,
and random quantization errors will be involved with all such data. This
is in contrast to the conventional ILS system, where the glide slope
and localizer data (for the single approach path) are continuously
available for sampling at any rate and precision that may be considered
appropriate. Boeing reports that data sampling and complementary filtering
rates as high as 160 per second are used in the current experimental
system in order to achieve the desired high-gain control loops.
In the absence of any information whatsoever on possible
automatic-landing processing/control techniques with MLS, the processing
requirements derived here are referenced to the finite but limited infor-
mation available on ILS-based systems. In any event, such systems will
be in use for five or perhaps ten years as the MLS systems are designed,
tested, and placed into full-scale use. However, it is to be noted that
automatic landing in an MLS-based system might require somewhat more
computer time and memory for generation (and smoothing) of the specified
approach path.
The data-processing requirements summarized below, in Section B
are based on the following prime assumptions:
(1) For vertical-guidance processing, an iteration rate of
160/second is assumed* (based on recent Boeing work)„
*In the absence of definitive design and performance information, this
iteration rate appears to be conservatively high. It is possible that
this rate may be required in part because of current limitations elsewhere
in the initial experimental system, and that the ultimate requirements may
be reduced to 100/second or perhaps even lower. In the meantime, the use
of the 160/second rate in this analysis contributed to conservative system
scaling.
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(2) For horizontal-guidance processing, an iteration rate of
20/second is assumed (based on Lear Siegler analog
implementation of an experimental system tested for NASA
and FAA). This involves computation of inertially
derived ground-velocity components at a rate higher
than that normally programmed in inertial systems.
(3) For engine control, an iteration rate of 33/second is assumed,
(4) A vertical noise-abatement profile within an initial 6-
degree path intercepting a 2-degree glide slope at approxi-
mate altitude and range of 400 feet and 1.5 miles is assumed
(as per NASA Langley and Ames flight tests).
(5) All input data are presented to the computer in standardized
digital code by the various receiver and transducer units
(e.g., ILS, ME, radar altimeter, and pitch-, roll-, and
yaw-rate units).
2. Summary of Analysis (Automatic Landing)
a. Memory Requirements (not including subroutines)
• Program 650
• Data and Buffers (Words at 32 bits each) 275
• Supplementary (Program) 100
b. Number of I/O Words per Second
• Inputs 820
• Outputs 260
c. Processing Operations per Second
No./Second Computer Time
• Shorts 21,400 8.6%
• Longs 7,900 12.7%
• Supplementary (Shorts) 1,700 0.7%
TOTAL 22.0%
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E. The Electronic Attitude Director Indicator (EADI)
1. General Considerations
As aircraft become larger, and flight operations more sophisti-
cated, there is an increasing need for more effective instrumentation of
aircraft attitude, guidance, performance, etc. Research programs on two
basic types of Electronic Attitude Director Indicators (EADIs) directed
toward fulfillment of future needs have been in progress for some time:
8 98
 Cathode-ray-tube (CRT) displays '
•
t»TT , M , . T lUHead-up displays
The Head-up display offers the major advantage that pilot effectiveness
is potentially enhanced at the abrupt transition from instrument approach
to visual landing conditions because of his uninterrupted "infinity-
focus" visual orientation in line with the windshield. However, there are
negative factors related to reduced visibility range (particularly under
minimal-visibility conditions at the destination airport area), and to
restricted flexibility relative to that of a CRT-based system. Accordingly,
a. CRT-type of system is used as the basis for the analysis of this
section of the report. The critical approach/phase of flight operations
(corresponding to Autoland) is used in estimation of the data-processing
time requirements. Estimations of memory requirements for other possible
modes of flight operations in addition to those of the approach/landing
mode are also included.
A conceptual EADI display for the approach/landing mode of flight
is sketched in Figure 1. The number of display elements typically
visualized for even a sophisticated approach mode of operation is not
high—in fact, it is essential that clutter be minimized to enhance rapid,
error-free interpretation by the pilots. Ideally, a multiple-color display
(tube) will be used. This involves data processing to the minimal extent
of affixing a simple color code to each element to be displayed. In any
event, the common technique of selective symbol blinking will be a power-
ful technique for directing priority attention to symbols to those parameters
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FIGURE 1 CONCEPTUAL EADI DISPLAY
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for which a critical (or marginal) situation exists. The CRT display
system also provides the capability of superimposing a televised approach
or ground-roll image to the EADI presentation, but this feature will
not be considered in this report.* It is basically unrelated to the
data-processing system.
For an intensive-use application such as the EADI, it is
essential that the display be of high definition and that it be free of any
flicker or "jumpiness" of the symbols.t The first two factors are
related primarily to the display hardware (except for the requirement
that the computer supply coordinate information with enough bits to
fulfill definition requirements). The "jumpiness" factor appears to
require a full computation and update rate of the order of 30/second.$
Even at this rate, there will undoubtedly be some jumpiness when the approach
path symbol moves toward the aircraft symbol as the flight path approaches
the specified vertical profile. However, this is but a momentary high-speed
movement and can probably be accommodated—perhaps even masked out until
near-capture of the approach path. Another movement-critical symbol
is that representing ground reference, this symbol being programmed
for display throughout the final critical descent just prior to touch-
down. It graphically indicates relative radar-derived altitude above
ground for perhaps the final 75 feet, touching the aircraft symbol at
touchdown. At typical descent rates, the symbol might move at a rate
of approximately 20 mils per iteration (at 30/second).
*Because of the requirements for maximum symbol fidelity, this evaluation
is based on the assumption of stroke-generated rather than roster-
generated displays. This would complicate incorporation of the tele-
vised image feature.
tRef. 8
is in contrast to the Graphic Display Unit in the horizontal map
mode, where movements of all display elements are consistent and relatively
slow. For this situation, a full computation only once per second will
be adequate, intervening movements being accommodated by simple transla-
tion and rotation of the entire display approximately eight times per second,
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The estimate of computer time requirement summarized below is
relatively high, the major requirement being associated with those
symbols subject to rotation.* If it ultimately develops that this
magnitude of requirement cannot be accommodated, it is possible that
significant gains could be realized by one or more of the following
factors:
• Decrease in the update rates of at least some of the
symbols.
• Use of display equipment providing a hardware capa-
bility for symbol display with both translation
and rotation (symbol sets requiring different
translation and rotation would necessarily be programmed
and activated separately).
• Use of special computer hardware specifically designed
for maximum efficiency for coordinate rotation and
translation.
*To minimize time requirements for generation of these symbols, only
one point per end of each bar segment (line) is specified and
computed—the width of the bar being generated by addition of a
hardware-generated circular deflection component to the linear deflection.
The intensity of a bar generated in this manner will not be perfectly
uniform over the entire area of the bar, but it should be satisfactory,
maximum intensity being along the edges.
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2. Summary of Analysis (Electronic Attitude Director Indicator)
a. Memory Requirements (not including subroutines)
• Program (instructions) 690
• Buffer/Data (words at 32 bits each) 520
• Supplementary (Program) 100
b. Number of I/O Words per Second
• Inputs* 0
• Outputs 175
c. Processing Operations per Second
Computer
No./Second Timet
• Shorts 44,000 17.6%
• Longs 7,700 12.4%
• Supplemental (Shorts) 2,000 0.8%
Total 30.8%
The following subjects are discussed in this section: Inertial
Navigation, Area Navigation, Navigation Graphics Display, and Display
of Navigation-Related Text.
1. Area Navigation Systems (RNAV)
a. General Considerations
In the recent past, continental navigation has been
performed largely on the basis of routes established by Very-High
Frequency Omniranges (VOR) and Distance-Measuring Equipment (DME), both
ground-based radio systems. More recently, the introduction of new
navigational capabilities is bringing about a number of improvements
being embodied in "Area Navigation Systems" (RNAV). The new factors
making this possible are inertial navigation systems first introduced
*The required inputs to EADI will already have been placed in memory
in connection with the requirements of other functions.
tThe computer time requirements are derived for the (worst-case)
approach/landing mode of flight.
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via the Boeing 747 fleets*, and on-board digital data-processing
capability. With these facilities, the following new capabilities
become available (among others):
• A "blending" of the long-term stability of radio-
based navigations systems with the short-term
stability of the inertial systems, thereby achieving
a substantial improvement in accuracy throughout
the entire flight—blending to be achieved via optimal
filtering (e.g., Kalman).
• The ability to use routes not only directly along
a sequence of fixed points coinciding with ground-
based radio transmitting locations, but along any
desirable offset route, thereby reducing traffic
congestion and its potential collision dangers, etc.
• Automatic advance planning and postfailure analysis
to determine and implement the best possible navi-
gational capability. For example, in the event of
failure of one radio-based source of navigational
information, data acquisition and computation can be
shifted to other sources of the same or different
type.t Also, in the event of failure of the inertial
systems, airspeed, heading, and wind-vector data can
be substituted as a backup for the inertially derived
inputs.
• Computation and display of navigation-related
information such as distance and time to waypoints
along the route, cross-track deviation, true ground
speed and track, wind vectors, etc.
*Triplicate inertial systems were installed as standard equipment in each
Boeing 747, Inertial systems are considered in Section of this report.
tit is possible that radio-based navigation techniques will be changed
significantly within the next few years. For example, "Omega," a very-low-
frequency hyperbolic system is currently being proposed as the prime
world-wide navigation system (see Ref. 15).
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• Storage and processing of enroute and terminal
navigation-facility data for automation of flight-
plan organization and display, automatic route-leg
switching and radio tuning, etc.
A number of companies are currently developing and testing RNAV systems,
and it is anticipated that their systems will become widely operational
within the next two or three years.
Except for the inertial and the display systems that are
considered separately in other sections of this report, the requirements
of the various RNAV components are summarized below and tabulated in
more detail in Appendix B0
b. Summary of Analysis (RNAV)
1) Memory Requirements (Not Including Subroutines)
• Program (Instructions) 2,100
• Data and Buffers (Words at 32 480
bits each)
2) Number of I/O Words per Second
• Inputs 90
• Outputs 120
3) Processing Operations per Second
• Shorts
• Longs
Total
No. /Second
15,100
6,400
Computer
Time
6.1%
10.4%
16.5%
2. Inertial Navigation Systems
a. General Considerations
Inertial navigation systems—even in their relatively short
life span of approximately three years—are revolutionizing air navigation.
As completely stand-alone systems independent of all other airborne and
ground-based equipment, they are providing the aircraft operator with
high levels of operational flexibility and self-sufficiency.
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Inertial equipment is the heart of the navigation system
on all 747 aircraft, triplicate units being installed as standard
equipment. This redundancy not only provides the operational assurance
against a unit failure but also provides a built-in contribution to
economic feasibility by eliminating the requirement for an aircraft
navigator. At estimates based on 5-navigator man-years per aircraft
year, this corresponds to an annual saving in salaries alone of
approximately $125,000. At approximately $60,000 per unit inertial
system, the equipment is amortized in approximately two years.
Even in their relatively short life span of approximately
three years in commercial operations, the inertial systems have found full
operational acceptance from the airlines—not only for transoceanic flights
but also for domestic flights. In fact, the chief engineer of one U.S.
airline has stated that attempts of the company to remove only one of
the three inertial units from aircraft involved in only domestic opera-
tions met with so much opposition from the pilots that all three units
were retained.
The inertial units provide a wide range of information both
to the pilot and to aircraft systems. The major parameters are as follows:
• Latitude/longitude
• Distance/time to next "waypoint." Provision is
made for accommodating as many as nine waypoints
12
along a route at any time.
• Cross track distance/track angle error
• Ground speed
• Heading/drift
• Track
• Wind
• Aircraft attitude
As currently constituted, each of the inertial units
operates on a completely independent basis—even to the extent of including
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its own battery to provide uninterrupted operation throughout interruption
of primary power (for perhaps 15 minutes maximum). The data of each unit
are available to the pilots on individual displays, and are accessed as
appropriate to the rest of the system for:
• Basic Navigation—Processing with radio-derived
data to derive minimum-error position. This
technique combines the superior short-term accuracy
of the inertial system with the less precise, but
long-term-stable radio-derived data.
• Altitude Information—Processing with barometric
instruments to derive altitude and altitude-rates,
information with both short-term and long-term
stability.
• Aircraft Control—Display of aircraft attitude, and
supply of data for computation of "Flight-Detector"
command signals.
• "Autoland" Operations—Processing with Instrument Landing
System (ILS)—derived data to provide maximum accuracy
and stability throughout the critical approach landing
and rollout phases of flight. In addition, it is
claimed (by Boeing) that even in the event of complete
loss of ILS information within 15 seconds of touch-
down, the inertial system can provide sufficiently
accurate guidance to touchdown, this being safer
than execution of a "Missed Approach."
Some of the specific considerations that influenced the
analysis of the data-processing requirements of the inertial systems
are as follows:
(1) Polar Capability—Some inertial system configurations
preclude operation at a latitude (X) beyond approxi-
o
mately 70 because of intractable computations and
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gyro orientations. Because of the global nature of
current and projected airline operations, it is
essential that the system used as a basis for analysis
in this report be operable at any latitude.* A separate
set of equations is required for the final portion of
the computations for near-polar latitudes. A moderate
amount of program core-storage is required to
accommodate this program-shift situation, but there
is no problem in regard to time. Even if more time
were required for the polar computations, the computer
could handle them because of a relatively low total
workload while cruising in such regions.
(2) Special Hardware—It is assumed that short-term
algebraic integration of the positive and negative
pulses generated by the accelerometers is implemented
by special hardware "up/down" counters associated
individually with each of those components. The
components (approximately 100 to 120 bits) of these
registers are strobed into memory periodically by
the computer as the basic digital inputs to the
navigation computations.t The strobe rate is
assumed to be 25/second (Collins uses this rate; Delco
uses 20/second; for a system, Bendix uses 50/second).
(3) "Strap-down" Systems—Techniques based on using inertial
components "strapped" directly to the vehicle frame
are being investigated by the industry, the prime
goal being the elimination of the need for a stable
*The system on which the analysis of this section is based is System E of
Ref. 13.
tCollins performs these integrations with differential analyzers (DDAs).
Special "CORDIC" computer units are used for processing some of the
spherical trigonometric computations, data conversions, etc. (See Ref. 14.)
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table. However, such a system subjects these inertial
units to the high angular rates of the vehicle (of
the order of a radian/second), still demanding
the same accuracy as that required of inertial com-
ponents isolated on the stable table of conventional
systems. This constitutes a significant problem.
Also, spurious factors such as cross-coupling that
do not incur significant errors in the gimbaled
system will most probably constitute a real problem
in "strap-down" systems. There are no known strap-
down systems being planned for aircraft navigation use
at the present time, so no consideration was given to
such techniques. (However, Bendix has used a strap-
down system in a nonaircraft guidance application.)
(4) Timing—Very accurate timing is required for initi-
ating the basic sampling/integration functions of the
navigation computations. It is assumed that oscillator/
divider hardware performs the actual timing function—
this generating interrupts at the appropriate intervals
for initiation of the various classes of the computer
processing.
(5) Computation Rates—The "inner-loop" integration is
assumed to be implemented at a rate of 25 per second.
It is further assumed that the basic navigation
computations are performed at a rate of 5 per second,
this corresponding to a traveled distance of approxi-
mately 200 feet at Mach I. The display-related pro-
cessing rate is assumed to be only 2 per second.
b. Summary of Analysis (Inertial Systems)
Detail on the analysis of the data-processing requirements
of an inertial system is provided as one of the illustrative examples
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in Appendix B. The figures there and as summarized below are for a
single inertial system.
1) Memory Requirements (Not Including Subroutines)
• Program (Instructions) 1800
• Buffer/Data (Words at 32 bits each) 150
• Supplementary (Program) 300
2) Number of I/O Words per Second
• Inputs 201
• Outputs 234
3)
* Shorts
• Longs
• Supplemental (Shorts)
No. /Second
12,323
4,860
2,000
computer
Timet
4.9%
7.8%
0.8%
Total 13.5%
3. Graphic Display Unit (GPU)
a. General Considerations
The data-processing requirements of a Control Display Unit
(CDU) for providing a bi-directional interface between man, the aircraft
system, and the ground-based system are analyzed in Section IVF-4. In the
CDU, all data are processed and displayed in text form. This section deals
with an additional type of display system for presentation of navigation
and flight-control information in a graphic rather than text format.
Though not yet developed to an advanced stage in typical RNAV systems
now being prepared for marketing, this type of graphic display in some
form will almost certainly be included in the future because of its
effectiveness in rapidly communicating to the pilots both absolute and
*The inertial-system processing rate is probably higher than indicated
here during initialization. However, this is a preflight operation at
which time computing capacity should be more than adequate.
tThe Delco Carousel IV integrates at 20/second. It is a serial unit at
approximately 6 and 110 p,s for "shorts" and "longs," respectively.
Computer time requirements for these figures would be approximately 50 percent total
for the functions considered here. This, plus allowances for executive control,
self-check, and margins, appears to be reasonable.
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relative relationships among a number of complex flight-related para-
meters.* Also, the type of presentation, the scale, the mode, etc.,
can be changed rapidly to accommodate the needs of the moment.
As is the case with the companion CDU display system,
the analysis here for the GDU is based on the following types of
assumptions:
• The computer periodically formats the graphic
information (and supplementary alphanumerics), and
transmits it to the display unit (GDU) for display.
Fundamentally, a point (or line segment of a polygon)
is transmitted as X and Y coordinates, and related
identification/control discretes are packed into
one word (e.g., 32 bits). An iteration rate of
once per second is used in this analysis.t
• The GDU hardware provides the facility for functions
such as the actual symbol and character generation,
symbol blinking, selective intensification,
and display refreshing, thereby freeing the computer
of any related responsibility except for the appending
of simple function codes as appropriate to specify
selective blinking or intensification (and perhaps
color of display).
It is further assumed that there are to be both horizontal
and vertical types of presentation, each with two display modes at four
scales each:
*Initial specification for CRT or projection systems are discussed in
ARINC Project Paper 588, dated 12 May 1971.
tTo prevent a "jerky" appearance of the presentation for those cases where
many elements may be moving, simple translation and rotation are assumed
to be implemented by the GDU under computer control at a rate of 8/second.
This precludes the need for recomputing all elements at this relatively
high "update" rate.
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(1) Horizontal
• Track orientation (up) with the aircraft
fixed position at a point slightly below the
center of the display.
• True-north (up) orientation with aircraft
position/heading indicated (if the aircraft
is within the boundaries).
(2) Vertical
• Profiles on a grid of speed-versus-altitude
from sea level to a maximum value (e.g.,
50,000 ft), with aircraft "position" and trend
vector and "target" indicated.
• Aircraft-centered profile with trend vector
and target indicated.
There will be much commonality of symbol and line-drawing techniques and
stored data among these various presentation modes. Also, the navigation
information concerning the ground-based facilities, route structure, etc.,
is common to the horizontal display requirements considered here, and to
other navigation functions, automatic tuning of navigation and communication
units, etc., considered elsewhere. The data-storage requirements of all
such functions are included in this section of the report.
The type of display that would be generated for the approach/
landing mode of flight operations is sketched in Figure 2. The track-
oriented mode is used here, the Instrument Landing System (ILS), navigation,
and airport features being presented in positions related to the fixed
aircraft symbol.* A trend vector is computed and displayed to indicate
the aircraft's projected flight path.
*The Collision Avoidance System (CAS) potentially uses the same general
type of display. It is possible that in practice, the same display
hardware could be used for simultaneous presentation of the GDU and the
CAS data. Further, it has been suggested that ground-derived information
also be displayed on the GDU—for example, locations of weather or turbulence
areas, and the positions (and vectors) of aircraft that present potential
collision or congestion threats (in addition to those derived via CAS).If these
features were to be implemented, the GDU processing load would be increased
by as much as perhaps 30 percent.
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Estimation of the data-processing requirements of the
GDU is based solely upon analysis of this type of horizontal display,
because only one mode of presentation can be implemented at any one time,
and this mode is the most demanding of computer processing. This is
particularly true of the approach and landing mode used here in the
analysis because of its relatively heavy demands in terms of the number
of displayed points that must be computed relative to aircraft position,
and then rotated with reference to aircraft heading in the track-oriented
display mode.
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FIGURE 2 TRACK-ORIENTED GRAPHIC DISPLAY-
THE APPROACH/LANDING MODE
NOTE: The path displayed beyond and to the left of the airport symbol
specified the Missed Approach Procedure (MAP) to be executed in
the event that the landing must be aborted.
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b. Summary of Analysis of the Graphic Display Unit (GPU)
Detail on the analysis of the data-processing require-
ments of a Graphic Display Unit is provided as one of the illustrative
examples in Appendix B0
1) Memory Requirements (Not Including Subroutines)
• Program (Instructions) 690 Words
• Buffer/Data (words at 32 bits each) 260 Words
• Base (words at 32 bits each)
Horizontal Displays 4,500*
Vertical Profiles (Additional) 600
• Supplementary (Program) 200
2) Number of I/O Words per Second
• Inputs 23
• Outputs 160
3) Processing Operations per Second
• Shorts
• Long
• Supplemental (Shorts)
Total
4. Navigation-Related Textual Display
No. /Second
13,700
3,900
2,500
Comp . Time
5.5%
6.3%
1.0%
12.8%
This subsection discusses our estimate of core storage and CPU
utilization presented by the display of textual material on CRT termi-
nals. Because this estimate is particularly sensitive to the assumptions
behind it, these assumptions are discussed in some detail.
Comparative Data—Collins estimates a requirement of from 1000 to 1500
words for only the basic data on navigation aids, route structure,
etc. Therefore, this 4500-word estimate should not be far out of line
for the GDU functions considered here.
46
As a point of departure for this analysis, we use the "Control
and Display Unit" (CDU), of the Collins Radio Company's AINS-70 Area
Inertial Navigation System. From that system we obtain significant
information regarding the types and amounts of data presented to the
aircraft crew, and the desired responsiveness of the display subsystem.
Collins, for their application, has estimated the amount of core storage
and CPU time required by the CDU in their hardware system. Their
estimates are used to support the estimates provided here.
a. The Major Assumptions
1) Display Characteristics
The aircraft will be equipped with four CRT displays,
two each for the captain and the first officer. Each display may present
information different from all the others, or displays may present
identical information. A typical display of text would consist of 16
lines of 16 characters each, where a character may be any of 64 different
symbols. By means of push buttons on the console, the user can select
any one of 60 different pages.
Each page is distinguished by its format, which
dictates what fixed and variable information is to be presented, and the
forms of their presentation. The variable information represents, in
part, the present or future state of the aircraft, while the fixed in-
formation primarily serves to describe the variable information.
2) Display Control
The hardware controller of each display is assumed
to contain all the facilities for refreshing the display, where these
facilities include character storage, refresh timers, and character gener-
ation. If the display is unchanging, then no information need be exchanged
between the display unit (which includes the controller) and the host
computer.
All changes to a display are the result only of a
transfer of information from the host computer to the display unit. Some
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changes may be the result of user action at the console, while all the
other changes are due to changes in the aircraft state. As an example
of the latter, the displayed value of the aircraft's present latitude
will vary as the aircraft moves.
When a display change is made in response to a user's
action, that change should not be delayed in excess of 0.2 second,
b. Methods of Analysis
Of concern are (1) the amount of CPU core storage
required by the set of four displays, and (2) the amount of CPU time
required to service that set of displays.
In considering the core storage requirement, we see
the need only to store (1) the format statements associated with the
set of 60 pages, and (2) the programs that are needed to create the
display list. Excluded from this requirement are (1) storage for
display, thence not part of the CPU, and (2) storage of variables, for
they are assumed to be associated with their own programs, which are
separate and distinct from any display activity.
In addition, all code, tables, data, etc., are assumed
to be continuously resident in the core, with no overlaying taking place
through the use of a mass storage device, such as a disk or tape unit.
All code is re-entrant, so that only one copy is kept of each display
program (assuming no redundancy for purposes of reliability); thus
only one copy is kept of each type of page format. Only one buffer
area for display list assembly is provided to serve the entire set of
displays. However, a small buffer is provided lor each, display to
hold input from the consoles.
For CPU utilization, the matter is simpler. Demands for
CPU time are seen as coming from only two sources-creation of a new
display list, and servicing of console inputs. Excluded as a demander
of CPU time is refresh control, for we have allocated that task
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solely to the display controller. As a first cut, we will assume that
any change in the display list requires a complete recomputation to
the display list, thus providing an upper bound on the CPU utilization
for that task.
On the other hand, we will consider the servicing of
console inputs to be small enough, with respect to the display list
creation task, to be ignored. We reason that as a worst case the display
list will be changed ten times per second, whereas the console input will
not exceed one keystroke per second. If the CPU time to process a
keystroke does not exceed the time to create a display list, we can
ignore the console input load.
The estimation that we develop here is for the CPU time
to construct a textual display list that accounts for all 16 character
positions for each of the 16 lines. There will be an average of nine
variables per page, with an average of five characters per variable.
Multiplying that derived time by the rate at which new
lists are constructed provides us with the continuous computing load.
We are anticipating that the rate will be between three to.ten new dis-
plays per second.
A flow chart of the process is given in Figure 3. It is
the outer loop, boxes 1 to 11, that is traversed once each time a new
display is created. Box 11 determines the frequency of display creation;
in particular, functions of the box include initiating a new display if
one of the variables currently being displayed (e.g., present latitude)
changes, or new input is received from a console. As it will develop,
box 11 serves all four displays, but permits only one display to be
created at one time. Because of this, only one 256-byte buffer area need
be in use at any time, in which to build a display list.
The inner loop, boxes 2 to 10, is traversed an average of
19.5 times for each display creation. This follows from an analysis
of the Collins type of display, in which an average of 19.5 items
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appear on the screen or control it. These items include words and
phrases such as "VIA," "LAT/LONG," and "INSERT," and variable infor-
mation such as "47N26.8," "312°," and "LGA." Each type of page to be
displayed can be described by its own unique list of items. We assume
here that each entry of the list contains: (1) one eight-byte address
to specify where on the screen the item is to be displayed, and (2) a
one-byte pointer to the list of all possible displayable quantities.
Based on the Collins SST discussions, we assume that there
will be a maximum of 60 types of pages; hence 60-page lists will be
concurrently held in core. We also assume that the list of displayable
quantities is 170 in number. This approach to organizing the page
formats has been chosed because of its efficient use of core storage.
It seems particularly applicable to this environment in which the
displayed material is highly constrained.
The execution of box 1 causes the program to clear all
256 bytes of the display list area to blanks. (Subsequently, box 8
causes certain of these bytes to be replaced by other characters.)
After thus clearing the area the program goes to the top of the
selected page list, proceeding down item by item until the end of the
list is encountered.
Following the pointer of the current item, via box 2, the
program enters the list of displayable quantities and either (boxes
3 to 5) determines that the quantity is text or (boxes 3 to 7) deter-
mines that the quantity is a datum, in which case a pointer is again
followed.
c. Estimates
1) Memory Requirement
Data for SIDs, STARs, MAPs 7,800 32-bit words
Page Lists 2,340 bytes""
Item descriptions 836 bytes
Display create area 256 bytes
Program instructions 640 bytes
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r 860 32-bit data
words
2) CPU Utilization
Number of short instructions executed per
display page = 1,500
Number of long instructions executed per display
page =100
At 4.0 microsecond per short instruction and 16.0
microseconds per long instructions:
(1500) (4.0) + (100) (16.0) = 7600 microseconds to
create one new page
(10) (7600) = 76,000 microseconds per second, or 76
milliseconds per second to create
10 new pages.
This is equivalent to a 7.6 percent utilization of
the reference computer.
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FIGURE 3 FLOWCHART FOR UPDATING DISPLAYS OF TEXT
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G. Collision Avoidance Systems (CAS)
1. General Considerations
Collision Avoidance Systems (CAS) have for the past few years
been the subjects of much debate and analysis, and of a limited amount
of actual test. To date, no definitive decision has been made, and this
estimation of an on-board data-processing facility must therefore be based on
many assumptions and judgment factors. Three of the contending CAS systems
are:
• The "Time/Frequency" (T/F) System (Airborne)
• The "Reparation Control of Aircraft ByJJonsynchronous
Techniques" (SECANT) System
• A Ground-based Time-frequency System.
The airborne T/F system is the one that is used primarily in
this estimation of airborne data-processing requirements because it is
both politically and technologically further developed than the others.
For SECANT, only simulations and very-limited flight-test operations are
reported to date, and for the ground-based T/F concept, the major
deterrent appears to be the basic operational preference for basic CAS
independence from ground-based equipment. For background purposes, the
three systems are summarized briefly below.
a. The Time/Frequency (T/F) System
The Air Transport Association (ATA) has tested and recommended
implementation of the T/F system. This system makes each of 2000 time
"slots" of 1.5 milliseconds exclusively available for the transmissions of
one of as many as 2000 equipped (cooperative) aircraft in an "area"
determined by aircraft altitudes, radiated power, etc.* The basic
"epoch" (cyclic period) of the system is 3 seconds. Each aircraft's
transmission is timed by an airborne clock accurate to approximately 0.2
microsecond. Reception of that transmission by each of the other "cooperative*
* Actually, some of the 2000 slots would be used for control purposes,
for terrain-avoidance installations, etc.
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aircraft enables the receiving aircraft to determine several parameters
relative to the transmitting aircraft (among others):
• Altitude (A)—via analog encoding.
• Range (R)— via (absolute) time of reception
of the initial pulse train.
•
• Range Rate (R)—via Doppler shift.
Potential collision hazards are flagged via on-board computations based
primarily on these three parameters, a prime factor designated
•
as Tau (T = R/R) indicating "time to minimum-distance" passage.*
If the two aircraft are at or near equal altitudes, a small value of
Tau (e.g., a few seconds) indicates a potential hazard, and evasive
UP/DOWN maneuvers are commanded.t
There is still much debate as to the real potential
effectiveness of the T/F system—particularly for operations in terminal
areas as contrasted to enroute operations. Incorporation of an azimuth-
defining capability (antenna) to enable LEFT/RIGHT as well as UP/DOWN
evasive maneuvers is being proposed, but this constitutes yet one more
indeterminant at this time.
In the system as now conceived, an aircraft's T/F unit
is not required to store any historical data on any of the other aircraft
from epoch to epoch (3-sec intervals)—all decisions are based upon
"current" data. However, if an azimuth capability were to be incorporated,
some measure of history would necessarily be incorporated into the system.
It appears that the azimuth capability coupled with a graphics CRT display
would greatly enhance the CAS effectiveness of the T/F system (and others)—
particularly for terminal-area operations. A sketch of a conceptual CAS
display is presented in Figure 4.$ A parallel ILS approach situation is
*In practice, Tau "zones" would be used instead of the simple Tau parameter
tFor those cases where ft < 80 knots, a range/altitude evaluation would be used.
Graphic Display Unit (GDU) potentially uses the same general type
of display. It is possible that in practice, the same display
hardware could be used for simultaneous presentions of the GDU and the
CAS data.
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FIGURE 4 A CONCEPTUAL COLLISION AVOIDANCE SYSTEM (CAS) DISPLAY
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illustrated (the host aircraft and the one directly to the right), this
type of situation being accommodated readily with pilot interpretation
of the pictorial display, whereas the (nearly) equal altitudes of, and the
short range between the two aircraft would be relatively difficult to
accommodate reliably with computer logic only,
b. The SECANT System
This system is based on interrogation/response sequences
initiated on a completely asynchronous basis by each cooperative aircraft,
responses being received from all other aircraft within range. Interro-
gation "probes" are all of 1-microsecond duration, the average repe-
tition rate being 1000/second (the actual rate is randomly modulated
to monimize interference among transmissions of all cooperative aircraft).
Assessments of potential collision hazards are to be based
on azimuth and altitude information, on range (R), and on range rate
(R) . In the SECANT situation where many aircraft are transmitting and
receiving on common channels, statistical integration of received signals
is required—for this purpose, "range cells" or "data bins" of approximately
500 feet (l|J-s) are established throughout the range of interest, counts
being accumulated for 100 ms (100 probes and response periods). Analyses
•
of R and R are based on the accumulated counts in these bins, consistent
"hits" approaching bin counts of 100, but "fruit" (responses to other
interrogations) hopefully limited to counts of 5 or 10 maximum. As is the
case of the T/F system, SECANT threat analyses are proposed to be based
in part on Tau (T = R/R) , the "time to minimum-distance" passage. In
addition, the more sophisticated SECANT systems proposed will incorporate
the following features:
• Air/ground data links to alert Air Traffic Control
(ATC) personnel of potential hazards, and air/air
data links for coordination between two aircraft.
• A CRT display of potential threat aircraft to aid
the pilot in planning optimum evasive maneuvers (in
only the most sophisticated form, the Traffic
Monitoring System (TMS)).
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Because of the early stage of development of the SECANT system, only
very rough estimates are made in this report of the EDP requirements.
In any event, however, the type of requirement should be noted because
of the demand for more processing time, and for additional core
storage, as considered briefly in Section IVG3 below,
c. Ground-based Time/Frequency Systems
In 1969, Autonetics (North American Rockwell)submitted
its final report to the Federal Avaiation Administration on "Analysis
of an Advanced Time-Frequency National Air Space System Concept."
Separation assurance (or collision avoidance) was included within that
concept, the basic technique proposed being as follows:
• Aircraft would determine position and velocity
on a passive basis, using receptions from perhaps
three or four ground stations„* These data and
altitude would be sent to ground-based processing
stations via data link.
• The ground-based processing stations would analyze
these data from all aircraft with the goal of
flagging all potential collision hazards, and
transmitting to the involved aircraft the commands
for proper evasive maneuvers.
It appears that this system concept has not been generally accepted
by the aviation community, one of the major factors being the desire
for an airborne CAS capability basically independent of ground-based
facilities—except as a backup mode.t
*Use of the passive mode of operation would preclude the possibility of
system saturation in the sense that the number of slots required (for the
ground stations) would be independent of the number of airborne aircraft.
In fact, the epoch could undoubtedly be shortened considerably.
tHowever, a ground-based system of CAS-like service is proposed in connection
with the Discrete Address Beacon System (DABS). As discussed in Sec. IV-H
on digital data communications, it has been suggested that Intermittent
Positive Control (IPC) vectors based on radar-derived data be transmitted
to aircraft in connection with DABS operations to eliminate potential
collision situations.
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In the event that such a ground-based T/F system were to
be implemented, the airborne-computer requirements for processing of the
T/F data would be considerably less than those of the independent airborne
T/F system. However, for overseas operations, the system would necessarily
revert to the air-to-air mode (unless enough satellites were available
to accommodate the aircraft-passive mode of operation). The ground- or
satellite-based modes of operation would require increased data link
traffic, but this load on the airborne computers would not be significant
relative to other requirements.
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2. Summary of Analysis of the Requirements of the T/F Collision
Avoidance Systems (CAS)
Detail on the analysis of the data-processing requirements of the
Time/Frequency type of CAS is provided as one of the illustrative examples
in Appendix B.
a. Core Requirements (Not Including Subroutines)
• Program (Instructions) 450
• Buffer/Datat (Words at 32 bits each) 600
• Symbols (Common to Graphic Displays)
• Supplementary (Program) 100
b. Number of I/O Words per Second (Packed at 2
Parameters/Word)
• Inputs 1400
• Outputs 225
c. Processing Operations per Second
No./Second Comp. Time
• Shorts 13,892 5.6%
• Longs 1,570 2.5
• Supplemental (Shorts) 1,000 0.4
8.5%
* As discussed in Section IV-G-3 below, the data-processing requirements
would be higher if the SECANT system were to be implemented.
t Range/azimuth (R/9) or X/Y data for each point packed into one work.
Provision is made for accommodating as many as 12 potentially hazardous
aircraft simultaneously.
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3. Possible Data-Processing Requirements of the SECANT Collision
Avoidance System (CAS)
If developments were to indicate that there may be a high proba-
bility of implementation of the SECANT system, it would be essential that
a more detailed analysis of that system be made relative to its implications
on total data-processing requirements. There is a possibility that the
SECANT system could require substantially more processing time than the
T/F system because of its basic "bin" mode of operation:
• A significant fraction of approximately 600 such bins might
be incremented or decremented every millisecond (by either
valid returns or by "fruit" pulses).
• The accumulated counts of all 600 such bins would necessarily
be inspected every 100 ms, and some of them subjected to
detailed processing pertaining to range, range rate, etc.
Without making a detailed system analysis (including statistical factors),
it is not possible to specify a reliable estimate of SECANT requirements.
However, it is believed that they might amount to as much as four or
five times that of the T/F system, this corresponding to approximately
40 percent for the reference computer assumed (at this early point in
the study).
In regard to hardwire, "bins" would be required for each of the
500-foot (1 M.S) range increments along a given azimuth. Assuming that
count data are to be retained for only one azimuth at a time, and further
assuming a maximum range of 60 miles, 600 (up-down) counters would be
required for the pulse integrations. If implemented by arithmetic addi-
tion/subtraction rather than by special hardware, this would correspond
to 150 words of memory (packed at four counters per word). Also, a
more complex SECANT program might require an additional 500 program
instructions.
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H. Data Communication Systems
1. General Considerations
Digital data communications of future jet transports will involve
two major categories:
(1) Internal (Aircraft Inter-unit)
• The acquisition of the magnitudes of various para-
meters as sensed by a variety of transducers.
• The transmission of computer-processed parameters
for aircraft control, for display, and for storage.
(2) Air-ground-air
• The reception from, and transmission to, ground-
based Air Traffic Control (ATC) stations of
messages concerned with flight plans and
clearances, communication/navigation tuning,
position reporting, weather and terminal-area
conditions, etc.
• The reception from, and transmission to, the
airline ground stations of messages concerned with
general flight information, aircraft performance,
passenger service, etc.
Estimates of memory and computer processing requirements of both
categories of digital data communications are summarized below in Section
2, and are tabulated in detail in Appendix B.t However, it is to be noted
* Storage of data refers primarily to the functions of the Aircraft Inte-
grated Data System (AIDS).
t As will be the case with a number of the other data-processing operations,
the digital data communication function will most probably experience peak
activity during the approach/landing phase of flight—the time estimates
of this section are therefore derived for that phase of flight.
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that these estimates do not include provision for:
• Tests for accurate transmission of the data (e.g., parity
checks, computation of validity of longitudinal parity
checks for transmission of blocks of data).
• Cross-channel data consistency checks, majority voting
or weighting, etc.
• Data reasonability tests against immediately preceding
values (of sampled parameters) and/or against prestored
limits.
• Timing functions to control scheduling of sampling input
data, and transmitting output data.
It is assumed that all such tests and procedures are to be
performed on a centralized basis consistent with overall system philo-
sophy and architecture.*
The "internal" digital data communications between the computer
and the various on-board sensors, actuators, displays, and "preprocessing"
units are assumed to be based on reasonably conventional, buffered block-
transfer techniques. It is assumed that all analog-to-digital and
digital-to-analog conversions are performed as required by built-in
hardware at individual units or preprocessors, or by conversion hardware
in an I/O preprocessor shared by a number of channels.
Equipment and procedural specifications for air-ground-air
digital data communications are in an embryonic state at the present time.
However, it is generally acknowledged that such a facility is required—
* These types of processing may constitute significant requirements. For
example, Collins estimates a 20 percent computer-time requirement for
"I/O Control"—a figure significantly higher than seems appropriate for
simple transmission of the data involved in its AINS-70 RNAV System.
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not because the absolute magnitude of the data to be transmitted is
great, but because voice transmission of even small blocks of data between
a ground station and a number of aircraft sharing a "party-line" channel
can become tedious and even confusing. This is particularly true in
terminal area operations where a significant number of aircraft must be
(sometimes) stacked in holding patterns and vectored into "windows" of
the approach paths for one or more runways of one or more major air
terminals. However, the same general type of problem exists for enroute
aircraft under control of a "Center."
There are two primary contenders for air-ground-air digital
data communication:
16
• Air-ground-air Data Link System
17
• Discrete Address Beacon System (DABS)
The data link system accommodates transmission of data blocks of as many
as 68 characters of eight bits each accompanied by approximately 40
"prekey," control, and check characters.
The DABS system of data transmission is a component of an
interrogation/transponder system whereby the ground facility would as
appropriate "address" a specific aircraft to send approach-vector infor-
mation, to send Intermittent Positive Control (IPC) vectors to eliminate
potential collision situations, to request position/altitude data, to
*
control enroute operations, etc.
* The DABS system would eventually replace the current ATC Radar Beacon
System (ATCRBS) wherein each airborne transponder responds to all
received interrogations, providing a coded (1 of 4096) "category"
self-identification and possibly altitude information. However, an
attempt will be made to achieve some measure of compatibility between
the two systems so that with reasonable expense of modification, an
ATCRBS transponder will be able to limit its responses to only those
interrogations directed to its own discrete address, thereby precluding
high costs of complete unit replacement.
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Each transponder responds to only those interrogations dis-
cretely addressed to it. The system thereby minimizes possibility of:
(1) garbling between responses from two transponders at similar ranges;
(2) possible system saturation in congested areas.
Message formats have not yet been specified, but unique
encoding of ATC-related commands will facilitate minimizing message
length to perhaps as few as 100 to 200 bits including address—for
purposes of analysis, six words of 32 bits each are assumed here. The
air-ground messages will undoubtedly be shorter. The message rates are
estimated to be of the order of "...once or twice every few seconds by
(each of) one or two interrogator sijtes."* For purposes of analysis, a
peak (terminal-area) "burst" rate of four messages/second is assumed—
no aircraft crew could act upon or even monitor more information than
would correspond to these assumptions. However, it is to be noted that
the airborne DABS system must receive and decode the addresses of all
interrogations to determine whether or not a response is required,t A
peak interrogation rate of 800/second is assumed.
The estimates of time requirements are based on these assump-
tions as the worst-case, terminal area conditions. Some projections
of requirements as high as a 10-kHz data rate have been made, but these
seem to be excessive—even with some measure of automatic control included
(full flight path control from the ground certainly will not be imple-
mented within the next ten years).
* See Ref. 17, p. 11-15.
t It is assumed in the analysis of this section that the DABS hardware
provides the facility for address decoding, thereby relieving the
transport computer of this function. Because of the immediate-response
requirement for some modes of DABS functions, an unreasonable inter-
rupt or polling requirement would otherwise be imposed upon the computer
system.
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For enroute operations, ATC and weather-related messages will
be relatively long, but the requirement for immediate transmission and
response much lower. The average data transmission and processing rates
must therefore be negligible, and in general, the priorities, low. The
same philosophy applies also to company-directed messages such as those
related to aircraft performance and maintenance requirements, and to
passenger-service (air, auto, hotel reservations, connecting flight
delay request, etc.).
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2. Summary of the Analysis of the Requirements for Digital Data
Communication
Detail on the analysis of the data communication requirements is
provided as one of the illustrative examples in Appendix B. In summary,
those requirements are as follows.
a. Memory Requirements (Not Including Subroutines)
Internal Air-Ground-Air
450
112
100
• Program (Instructions) 210
• Data and Buffers (Words at 32 bits each) 400
• Supplementary (Program) 70
• Common Buffer (Words at 32 bits each) 50
Number of Operations per Second
• Inputs 6,450
• Outputs 3,700
*
Instructions per Second and Time Requirements
Internal
No./Second T No./Second
Air-Ground-Air
comp comp
* Shorts
• Supplemental (shorts)
Subtotals
Grand Totals: 7,620 Instructions/second
3.1% of computer time.
5,660
1,340
7,000
2.3%
0.5%
2.8%
500
120
620
0.2%
0.05%
0.25%
*These estimates are made for the approach/landing phase of flight (worst-
case conditions). The figures for the air-ground-air requirements would be
somewhat higher if the decision were to be made to implement processing and
graphic display of ground-derived information such as the locations and
severity of weather and turbulence information, and the positions (and vectors)
of aircraft presenting potential collision or congestion threats (not already
derived via CAS). However, the absolute increase in the total load would not
be significant—even if the percentage increase in the air-ground-air require-
ments were to be as high as 30 or 40 percent. The requirements for processing
the added internal data communications would also be increased by a small
amount.
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I. The Aircraft Integrated Data System (AIDS)
1. General Considerations
There is a well-defined trend toward monitoring, recording, and
even in-flight analysis of an increasing number of parameters in commercial
aircraft. The federal Aviation Agency (FAA) and Aeronautical Radio Inc.
(ARINC) are properly concerning themselves with only the basic AIDS system
specifications on critical parameters, connector configurations, and the
like, leaving the specification of the majority of parameters and modes of
-1 Q
utilization to the airlines themselves.
A substantial number of systems have already been installed in
operational aircraft, and the modes of implementation vary widely. For
example, BOAC contracted with Plessey for implementation of a system that
is strictly a recording system. A cassette is provided for 22-track recording
on a 1-inch tape for a total recording period of 40 hours. BOAC analyzes
these data at ground installations and uses the results primarily as positive
or negative feedback to the crew in terms of their performance (this re-
portedly reduces the number of actual flight hours required for crew pro-
ficiency tests). In the case of Hamilton Standard systems developed for
KLM, and the Teledyne units for TWA and others, emphasis is on aircraft per-
formance and maintenance, and some provision is made for on-board access to
the data. Though apparently not yet implemented, plans are in the works for
programming the computer to perform analyses based on excessive deviations
of critical parameters and/or performance figures based on processing on a
multiple-parameter basis. In the event that a potential problem area is
flagged by these on-board analyses, the flight engineer could either immediately
take corrective action or radio ahead to arrange for prompt service at the
destination facility as appropriate.
The various philosophies of vendors and airlines also imply
different data-recording procedures. In the case of the Hamilton Standard
equipment, recording is presumably continuous. In the case of Teledyne,
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the AIDS data are recorded continuously on a 5-minute loop, new data being
written over old data after each such period. In this manner, a complete
history of the past 5 minutes of aircraft operation is available, these
data being recorded for retention only at specific times throughout a trip.
In the case of the AIDS system developed for TWA, a complete sampling of the
outputs of approximately 360 sensors is automatically recorded on a second
unit at each of several scheduled times during engine startup, during takeoff
and climb, during cruise, during descent and landing, and during engine shut-
down. In addition, the flight engineer can specify recording of these parameters
via his Cockpit Control/Display Unit at any time and, in the event of detected
problems, can transfer the previous 5 minutes of data from the loop recorder
to the main recorder for later analysis.
In such an environment of developing technology, it is possible
only to use current information as a narrow frame of reference for what are
hopefully reasonable extrapolations for the following 10-year period. The
estimates here are based primarily on information on current Teledyne and
Boeing systems. (Additional information pertaining to the AIDS system in-
stalled by Northrop aboard the Air Force C-5A transport should be available
soon.) Unfortunately, the data on hand do not provide a basis for direct
scaling of parameter storage and iteration-rate requirements, but it is
believed that the following represents a reasonable estimation.
a. Requirements for Data Acquisition and Storage
For the Teledyne loop recorder concept, the requirements for
data acquisition (and storage) would be approximately as follows:
Data Type
Engine Parameters
Flight/Aircraft Instruments
Acceleration
Navigation/Communication
Discretes
Totals
No. Definition Iteration Average Bits/
(Bits) Rate (No./ Second
Second)
160
100
6
50
100
400+
12
12
12
12
1
1/4
1
4
1
1
480
1200
288
600
100
2700~
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For purposes of establishing computer requirements, the above
can be more properly interpreted on a word rather than a parameter basis. It .
is assumed that full parameters and discretes will be packed into words of 32
bits each (relative to computer processing). This would correspond to blocks
of approximately 100 words accessed and 100 words stored per second on the
*
average. Data acquisition, packing, and storage programs are relatively
simple, so it is assumed that program requirements for this phase of AIDS will
be of the order of only 200 words.
b. Requirements for On-board AIDS Analysis and Processing
There are at least three basic classes of techniques of on-board
AIDS analyses that would place demands on the computer system over and above
those related to the simple recording function:
• Interrogation of specific parameter values by the
flight engineer
• Limit checks
• Multiparameter analyses.
To date, experience in these areas has been limited or perhaps nonexistent.
However, it is virtually certain that such techniques will be used for the
more critical parameters in the time frame of interest. Estimates are as
follows for implementation of these techniques:
(1) Interrogation of Specific Parameter Values by the
Flight Engineer—Program and computer time requirements
for this type of facility are minimal. However, for any
such system to be meaningful, the displayed data must be
in terms of actual engineering quantities. This
requires storage of a scaling factor for each parameter
to be subject to interrogation and display. If it is
*The 2:1 ratio of storage versus acquisition rates is based on the assumption
that during the "worst-case" data-processing requirements, recording on both
the loop and the permanent storage tapes will be programmed.
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assumed that 300 parameters must be accommodated,
and that the scaling factors can be packed two to
a word, the total storage requirement would be approxi-
mately 150 words, the program being about 50 words in
length. Computer time and priority requirements would
be minimal.
(2) Limit Checks—It would appear that simple max/min limit
checks will be of considerable value to the flight
engineer. Based on the assumption that both the maximum
and minimum values (appropriately scaled) can be packed
into one word for each parameter, 300 words of storage
would be required. In addition, it assumed that 50 words
would be adequate for the program. There should be no
need (peak) for a limit check cycle oftener than perhaps
once per 4 seconds. A low priority will be adequate.
(3) Multiparameter Analyses—It is assumed that the number
of parameters subjected to in-flight analyses will be
relatively small, so that a memory requirement of the
order of 300 instructions and 200 data words will be
appropriate. It is further assumed that one multi-
parameter computation will be made only once per 5 seconds
during the critical activity period.
2. Summary of Analysis (AIDS)
a« Memory Requirements (Not Including Subroutines)
• Program (Instructions) 550
• Data and Buffers (Words at 32 bits each) 650
• Supplementary (Program) 100
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b. Number of I/O Words per Second
• Inputs
• Outputs
c. Processing Operations
• Shorts
• Longs
• Supplementary
100
200
per Second
(Shorts)
No. /Second
1,000
60
200
Computer
Time
0.4%
0.1%
0.1%
Total 0.6%
J. Instrument Monitoring, "Other" Systems Management and Monitoring,
and Life Support System Monitoring and Management
The Instrument Monitoring function is not currently mechanized to any
degree in today's civil aviation fleet. With the exception of power- or
signal-interruption warnings, the monitoring task is currently done by the
aircrew. The same is true of "other" and "Life Support" system management
functions, e.g., fuel, electrical power, hydraulic, cabin temperature and
pressure, and passenger service functions. However, aircrew workload
considerations point to a need for mechanizing those functions that need to
be done on a frequent or continuous basis„ SRI has recently completed a
feasibility study of a system concept for identifying malfunctions in flight
control data instrumentation. A digital simulation was conducted, and
*These estimates of computer time requirements are based on the assumption
that no addressing or control is required of the computer during the data
acquisition phase—all scanning operations being automatically provided by
the Flight Data Acquisition Units (FDAUs). This is in contrast to some of
the Teledyne system concepts where the computer does provide the addressing
function, where amplifier gain must be a slewed for specific data accesses,
etc. It is believed that such procedures involve unnecessary complications
and demands on computer time, and are therefore not used as a basis for
these estimations of requirements on the computer system.
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the computational requirements found in that effort are used here for the
Instrument Monitoring Function, and scaled down in size and frequency
for the "other" and "Life Support" System Monitoring and Management Functions.
The estimates appear in Table 3, Section III. The flow diagram of Figure
5 illustrates the logic and type of computation of the Instrument Monitoring
algorithm assumed.
K. Engine Systems Control and Operation
1. Introduction
The gas turbine engine basically consists of a set of combustion
chambers, one or more turbines, one or more compressors, an inlet duct, and
an outlet duct. At a controlled rate, fuel is continuously sprayed into the
combustion chambers, where the fuel burns in the large volumes of air entering
the chamber from the compressors. The resulting hot gases flow through the
turbines and thence discharge to the atmosphere via the outlet duct. The
turbines, mechanically coupled to the compressors, provide the power to com-
press the air entering the inlet duct and prior to delivery of the air to the
chambers.
It is interesting that only about 1/4, by weight, of the air
entering the inlet duct is used for combustion; the remainder is used to cool
the combustion chamber surfaces and to cool the burned gases before they enter
the turbines. Also, only about 1/4 of the power generated inside a jet engine
is available to produce thrust to propel the aircraft; the remainder is used
1 9to drive the compressors.
The pilot's primary concern is that the engines develop the amount
of thrust he desires. That desired amount, in terms of percent of maximum
thrust that the engine will consistently deliver, is set into the fuel
control system, by his positioning the fuel control lever. By means of
hydraulic servos, gears, cams, levers, and valves, the hydro-mechanical
fuel control systems regulate the flow of fuel to the engine. These
systems attempt to satisfy the thrust demand indicated by the fuel
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control lever. For a variety of reasons, the resultant thrust may differ
from the demand thrust.
The control system senses such variables as compressor inlet temperature
compressor discharge pressure, compressor rotational speed, and combustion
chamber pressure. These variables are used to control the rate of change of
fuel flow and the rate of fuel flow, for considerations of engine life and of
operational safety and efficiency may dictate that the engine thrust differ
from that commanded by the control lever setting. For these reasons, the
control system will also constrain the rate at which the engine may accelerate
or decelerate. In spite of the fuel control system, the engine can still get
into unsatisfactory conditions, such as excessive temperature at the turbine
inlet, improper fuel-air mixture ratio, and compressor stall. It is the pilot's
responsibility to monitor the engine instruments to avoid these bad conditions,
and to afford recovery when they occur.
2. Some Observations Regarding the Present Forms of Fuel Control
Systems
We can gather some impressions of present-day fuel control systems
by an examination of the mechanism that is used to control the JT8D commercial
turbofan engine; there is one such controller for each engine. That controller
receives six input signals and has 16 adjustments. The inputs are (1) fuel
control lever setting, (2) fuel shut-off control lever setting, (3) compressor
inlet temperature, (4) compressor discharge pressure, (5) compressor rpm, and
(6) fuel temperature. The adjustments provide for trimming of the input signals,
limiting minimum idle speed, limiting minimum fuel flow, and adjusting the
acceleration and deceleration profile.
The heart of the hydromechanical controller is a cylinder with
a surface shape that is quite complex, in that the radial distance to the
surface is a function of the surface's angular position around the cylinder's axis
Changes in compressor inlet temperature cause the cylinder to rotate about
its axis, while changes in compressor speed cause it to translate along the
line of its axis. Cam followers press against the cylinder's surface and
affect the fuel flow. The cylinder's surface represents, in some way, the
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acceleration profiles to which the engine is constrained. These profiles are
chosen to minimize the instances of turbine over-temperature and of compressor
stall.
Direct replacement of these mechanical controllers by a digital
computer appears to provide only limited advantages, e.g., possibly lower
fabrication costs (especially considering the complex cams) and increased
flexibility in that several sets of acceleration profiles might be available
to meet special operational requirements.
In current practice, there are several instruments in the cockpit
that indicate several engine parameters not monitored by the fuel control
system. These include:
• The speed of the low-pressure compressor for dual compressor
engines
• Exhaust gas temperature (EOT)
• Engine pressure ratio (EPR).
These parameters are quite useful in managing engine thrust; other indicated
parameters, such as those pertaining to the fuel and oil systems are primarily
used to detect actual or incipient malfunctions, and are further discussed
here.
EOT is used as an indirect measure of turbine inlet temperature.
Excessive inlet temperature can result in markedly decreased engine life,
if not major engine harm. The extreme heat at the turbine inlet prevents
the use of temperature sensors at that point, thus forcing the use of EGT
as an alternate form of measurement.
The EPR is a measure of engine thrust; it is the ratio of total
turbine discharge pressure to the total pressure of the air entering the
compressor.
By movement of the fuel control lever, in conjunction with the
measured EPR, the pilot can manage the thrust production of each engine.
In the process he may also adversely affect the engine, either through
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overheating, compressor stall, or other misadventures. It is the pilot's
responsibility to monitor EPR, EGT, and compressor speeds to ensure proper
engine operation.
In the case of engines operating at sonic speeds, control of the
inlet and outlet ducts also comes into play. It appears that under normal oper-
ations the functions are under automatic control. However, it is anticipated
that the pilot will be responsible for control of the duct geometries when
serious changes in operating conditions occur, such as engine flameout,
compressor stall, or inlet unstart. Indications are that (1) insufficient in-
strumentation is currently available to permit the pilot to analyze the
situation in order to generate the proper response, and (2) given that instru-
mentation, the pilot's response may be too slow. Slowness of response, it
is believed, would primarily introduce serious diseconomies in the operation
of the aircraft, but not necessarily result in a dangerous condition.
3. Experimental Digital Computer Replacement of the Hydromechanical
Controller
a. Observed Results
At the NASA Lewis Research Center, a J-85-13 turbojet engine
on a sea-level test stand was placed under the control of an SEL 810B
21 22
computer. ' The computer was programmed to perform the same functions,
no more, no less, than the equivalent hydromechanical controller. In
Ref. 20, it is stated that "[The computer] was shown to match the hydro-
mechanical response at control update intervals to 30 milliseconds. At
extended intervals, some deterioration in response was noted, but stable
operation was demonstrated to an update interval of 200 milliseconds."
Their computer was equipped with 16K words of core storage,
with 16 bits plus parity for word size, and a 750-|J.s cycle time. Add or
subtract time is 1.5 M-s, while multiply time is 4.5 M.S.
Analog input channels were sampled 20K times per second,
with 12 bits plus sign out of the digitizer for each sample. It would
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appear that only a few of these samples are actually used by the program,
for the latter could not run at the rate of more than IK per second. The
analog output channels, while capable of accepting digital samples at a
maximum rate of 50K per second, was driven at the slower, IK rate of the
program. Maximum output resolution was 12 bits plus sign.
A set of 11 routines, all coded in assembly language, was
required to implement the control functions. In Ref. 22, it was stated
that 1227 words of core store were needed by the set. Using the characteris-
tics published by SEL, they estimated that 943 to 1467 core store cycles were
required per iteration, and 0.71 ms to 1.1 ms of computation time (exclusive of
analog input delays) was also needed.
The J-85-13 engine does not represent an engine used in typical
subsonic application, for it has added features such as a controllable
variable geometry for the inlet duct, and a controllable exhaust nozzle
area. We note that implementation in the computer of these two functions
(they are two routines of the set of 11) required 297 words of core storage,
139 to 450 core store cycles, and 0.104 to 0.307 ms of computation time. These
burdens were already included in the previously cited values for the set of
11 routines.
In summary, for the ATT application let us only deal with:
• Subsonic control functions
• Four-byte words (32 bits)
• An equivalent add time of 4.0 p,s,
thus obtaining consistency with the previous estimation models. We thus
obtain:
• Core storage requirement of 3720 bytes
• Maximum CPU utilization of 2.7 milliseconds per
iteration per engine, or
• At 33 iterations per second, a CPU utilization of 89.1
milliseconds per second per engine, or
• For a four-engine aircraft, a CPU utilization of
356 milliseconds per second.
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b. Some Interpretation of the Experiment and the Results
1) Duration of Computation
The computing load just estimated would appear to persist
only during those periods, of tens of seconds duration, when the engines are
undergoing major changes of operating state. Such changes will occur when
(1) a change is made in the setting of the fuel control levers, (2) a change
is made in the aircraft attitude or altitude, (3) air turbulence is encountered,
These changes are prevalent during takeoffs, approaches, and landings.
During steady-state operation of the engines, hardly any
changes to fuel flow should be required. Rather, the primary task of the
engine control system could be one of monitoring those variables of the
engine that are measured, together with other engine-sensitive variables
(e.g., the settings of the fuel control levers), in order to detect any
significant changes of value. Upon detection of that type of change, the
control system should enter the elaborate control mode, reverting to the
monitoring mode when steady-state engine conditions have been determined to
exist once again.
2) Nature of the Computations
The calculation of the inlet duct variable geometry
control, and of the compressor acceleration schedule, each used sets of stored
curves and simple interpolation techniques. For the variable geometry appli-
cation, three curves were stored, each for a particular value of compressor
inlet temperature. A given curve provided the functional relationship between
variable geometry position and corrected compressor rotor speed.
For the acceleration example, eight curves were stored,
each for a particular value of compressor inlet temperature. These curves
related rate of fuel flow to corrected compressor rotor speed.
It appears that these curves are empirically derived
and are the same for all engines of a given type.
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4. An Expanded Role for Computer Control of Engines
Mechanical and economic considerations limit the range of appli-
cation for the hydromechanical controller. The limitation affects:
w
The number of variables that can be handled.
* The complexity of the computations that can be
performed.
• The ability to accommodate changes in the computa-
tional programs and stored constants.
For the ATT application, we might anticipate at least a doubling,
likely a trebling, of the number of engine variables that are measured.
Included in the set of add.ed variables might be compressor temperature
and pressure for both compressors, assuming a dual compressor engine,
the rotating speed of the second compressor, exhaust gas temperature,
engine exhaust pressure, and aircraft air speed.
It is unlikely that new engine parameters would be controlled;
thus fuel flow and exhaust area might be the only controlled items.
A given type of engine may well have a variety of differing
operating restrictions recommended for it. The sources of these restrictions
may be the airline company, the engine manufacturer, and the FAA. Exceeding
a given restriction need not result in engine failure; rather it may result
in a shortening of the time to overhaul, or a shortening of the total life.
With computer control the pilot need not be constrained, as now, to using
one program of limits; rather, he may choose the one that best fits the
situation. In normal instances, this may permit him to choose different
programs during takeoff, cruising, and descent and landing. Such flexi-
bility may actually result in more economic use of the aircraft.
In case of emergency, the pilot could override all constraints
and drastically sacrifice engine life for overall safety of the aircraft.
Finally, it may well develop that normal trimming of the engines
during maintenance may be facilitated by ready ability to adjust engine
parameters in the program.
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It is our estimate that the augmented control program would have
the following expanded requirements:
• Core storage of about 5200 bytes (1300 32-bit words)
* A CPU utilization of 475 milliseconds per second for
a four-engine aircraft, developed on the basis of
42,700 short operations and 19,000 long operations
per second.
5. Reliability Considerations
a. Backup
Present practice in commercial aircraft does not provide for
a backup of the hydromechanical controller. The primary reason is cost,
and the use of multiengine aircraft. Since the failure of a controller
affects only one engine, and since the probability of coincident failure
of several controllers is considered acceptably low, this approach has
found favor. In military fighter aircraft, however, a separate backup
system is used; it is essentially a fuel valve that bypasses the controller.
By monitoring the engine instruments, the fighter pilot is expected to
control the fuel flow manually so that engine destruction is avoided prior
to landing.
For the ATT application, we should assume that control of
the engines is possible only via a computer, so that loss of all computa-
tional facility is equivalent to loss of engine control.
This is not to say that all features of engine control must
be possible in the minimum case; but it is essential that at least the
equivalent of manual control of the fuel valve should be possible. Even
that seems too minimum.
b. Information Storage
Except for trim information for individual engines, all
engine control program and data (e.g., curves) could be kept in an ROM.
Indeed, each engine type could be served by one given control program
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and set of data. It is unclear as to how trim information need be or should
be retained. Trimming is not a daily occurrence but takes place between ex-
tended periods. Thus, it seems unlikely that trim information (likely a
couple tens of parameters per engine) might be integrated into the main ROM;
on the other hand it need not be changed between all successive takeoffs.
Loss of trim information should result in inefficient use of the engine, and
not a hazard to safety.
Just how to enter (or reenter) trim information into the com-
puter system is a minor question to be resolved, together with the question
as to how that information can be retained during normal shut-down of the
computer.
c. Checking Correctness of Operation
Because the engines have known limits on certain parameters
(e.g., maximum exhaust gas temperature, maximum and minimum compressor
speeds, maximum rates of compressor acceleration and deceleration), gross
checks can be made of actual engine behavior, hence of the controlling
program. These checks can be made by programs independent of the engine
control program.
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SOURCES OF INFORMATION ON WHICH ESTIMATES AND JUDGMENTS ARE BASED
The SRI project team had discussions either in person or by telephone
with the following persons during the course of the work. These indivi-
duals, of course, bear no responsibility for the uses we have made of
their information. We acknowledge here, with thanks, their cooperation
and assistance.
There was available to us a larger number of individuals and organ-
izations than the group we contacted. We selected those below to span
reasonably the subject areas of interest, within the time and effort
allocated to this task of the project.
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D. H. Featherstone
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G. Gartner
H. S. Dorman
Boeing, Seattle, Washington
R. E. Job J. D. Warner
J. Small J. Headlund
H. Tobie F. Hall
R. G. Young J. Nesbitt
J. Gannett R. Williams
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Collins Radio
L. R. Heron, San Mateo, Ca.
K. Engholm, Cedar Rapids, Iowa
Wm. Evans, Cedar Rapids, Iowa
N. B. Memesath
Delco Electronics, Milwaukee, Wisconsin
L. DeGroot
J. W. Sheldrick
L. D. Lewis
R. Farmer
Delta Airlines, Atlanta, Georgia
W. Overend
FAA, Washington, D.C.
T. Amlie
E. A. Post
Lear Siegler, Santa Monica, Ca.
H. Daubert
R. G. Gadbois
G. Moak
MIT Draper Laboratory
A. Engel
D. Keene
J. Barton
NASA Langley Research Center (in addition to R. Hood, N. Murray,
W. Dove)
T. Walsh
J. Rainey
J. Bird
J. Hatfield
J. Painter
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NASA Lewis Research Center
A. Boksenbom
D. Arpasi
NASA Ames Research Center
R. Bretoi
G. E. Cooper
Pan American World Airways, San Francisco, Ca,
I. Anderson
D. W. Frost
P. Jeffries, New York, N.Y.
Teledyne Systems Co.
E. Durbin
Trans World Airlines
R. W. Rummell, New York, N.Y.
R. L. Adams, Kansas City, Kansas
C. W. Carroll, Kansas City, Kansas
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Appendix B
ILLUSTRATIVE DETAIL OF SUBSYSTEM ANALYSES OF THE
ELECTRONIC DATA-PROCESSING SYSTEM
The following sections are included in this appendix:
(1) Area Navigation System (RNAV)
(2) Collision Avoidance System (CAS)
(3) Data Communications
(4) Graphic Display
(5) Inertial Navigation System.
1. Area Navigation System (RNAV)
Table B-l gives the processing requirements for the Area Navigation
System (RNAV).
2. Collision Avoidance System (CAS)
a. Processing Requirements
Table B-2 gives the processing requirements for the Collision
Avoidance System.
B-l
CO
§
1
g
CH
CO
co
OH*
OH
•p
a0 0g y
•H SH
EH CU
Q.
73
£
o
y
0
CO
co
SH
•P
CO
a
IH
^
J^
O
s0
CO
0 ^N
•P \ 73
OS O OS5 y
O ~ 0
\ CO
rH
CO
bO
C
Q
J
cn
-pf_(
o
CO
CQ
08 SH
0
rt tn
•p m
rt 3Q M
•
CO
•P
CO
C
rH
CO
O
CO
rH
CO
rH
0
0
rt
rH
<S
CU
0e
•H
^04
i a
SH O 0
0 -rt -P
-p -P rt
CO
CO0
Q
fa
04
O CM
1 • •
1 rH 0
0 0
o m
1 CO
1
O 0in in
1 •* rHi
rH
m o m
rH in CD
m o o
o in in
CM CM
1 1 rH
1 1
1 O rH
1 CM
d
O
•H
•Py0
rH
0
CO
S • •
0 ho bO
•p a a
CO O O
>> rH rH
CQ \ \
1 • •
> -P -P
rt rt rt
iZ; ,J J
in
i in \
1 rH
d
o
co -H bO •
C 1* -P d >
O O rt -H rt
•H co hD SH a
-P -H -H 0
y > > -p 0§ Sn rt rH ^0 Jz; -H -H
PH O. PH -P
3 W rt
-H co 5 d d
rt Q rt (H
•P > \ S 0
d < OS rH -P
O "^ O rt rH
SJ 3 > M <
•H
SH • • • •O
K
O •*
1 1 1 rH CM*
rH
O O
o m
I I I ' * C f ti l l
o o
0 O
1 1 1 O CM
1 1 1
O CM
rH
o m in o m
CO N CM O CM
rH
O O O O O
O O rH in O
CM CM rH "tf rH
i i i in in
1 1 1 CO rH
i i i i in
1 1 1 1 rH
s y
•H 26 -P
•P U 0
> rt
rt - SH -
a -P -P y bo
d 1 -rt C5
O -H CO -P -H CO
•H O CO rt X! -P
73 a o s u o
rt >» SH o -p aSH rt y -P -r< M
& 3 S
<H 1 - C3 CO
O O -P SH
• -P C - hO 0
bD bo 1 'rt d 0 XI
a a 0 o o rH s
0 -H y a -H 3
rH xi a >> -P -P c
\ -p rt rt rt XI
• O rt -P ? -H bi> XI
•P O -P co 1 > -H y
r t S r t - H O 0 r H r t
in « in in oo
CO
0
XI 3tub r^
•H U
O • rH d
H 'H <H -rt
S H rt *•"
Q O -P 73
X! rt 0 73
• in 73 CO 0
-P 0 co 0
rH a SH 0 O.3 >> -H y co
S X < 0 SH
SH -H
D4 <
o 9
CO
in
rH
o
o
o^
CO
o
0
00
ro
rH
in
00
CO
in
CO
CO
rH
0
00
in
CO
CO
rH
rt
-p
o
-p
3
CO
1
s
0
•p
<H
o
d
o •
•H ^
-p 0
rt fn
-P 3
3 -P
a rt
O 0
U P.
in CM m
• • •
o o o
o o o
CO to 00
rH rH
o o o
co o coin co "*
m in in
rH CM
o o o
co oo m
rH
co o in
rH rH rH
CO 0 O
rH rH CO
rH
O
•^P
a
o
o
XIy
•p
•H
a
-
o
•H
-P
rt
%d -H
^Xi - 0
XI XI Q
CM
•
rH
O
t^
CO
o
o
CM
K
rH
in
^
o
CO
CM
rH
•sF
CO
in
CO
rH
rt
•p
o
•p
XI
co
co in m
rH
i /y
X! C -H
•H O SH -P
rH -H 0 rt
« -P -P Sy y -H o
0 -H -P
• SH <H 3
en -P SH rt
C rH O rHO ra y rt -P
•H -H O
•P y 73 •*-> d
U •>-( G b ^f§ Sn rt 0•P d 0
CM 0 d -H rH
S O 1 -H
rH O -H O <H
rt SH -P SH Oy rt rt rt SH
•rt CQ SH PQ OH
•P
SH • • •
0
1
1
1
1
1
1
oin
o
o
CM
,
i
ii
•
>
rtd
73d
rt
d
o
•H
•p
rt
y
•rtd
3 co
S -P
B -H
o d
o .3
I
1
bO
d
•H
C
3
H
y
•rt
JJ
rt
e
o
•p
3
"*
in
•
CO
rH
O
0
^*
*>
co
o
o
rH
H
in
rH
O
00
<*
o
o
rH
•*
CM
0
IN
j j
0
o>
CO
rH
rt
•p
0
EH
0
CO0
H
CO
0
•p
CO
a
CO
•rt
73
y
•rt
a
SH
hO
73a
0
•P
SH
O
SH O
o a0
CO
e ca
0 -rt
•P XI
CO -P
CO <H
0
rH
rt co
•H d
-P O
SH -rt
0 -P
d U
•rt 0
CQ
O SH
4H 0
XI
CO -P
•P Od0 d
S -rt
0
SH 73
•rt 0
3 -P
a- rt
0 rH
0 rt
XI -P
•p
73
0 d
73 rt
•H 73
U 0
d N
-p rt
o a
a rt
O 0
•" rt
CO
0 CO
rH -P
3 fl
bO 0
•H S
<H 0
0
co
J!
H
•H
3
cr
B-2
CO
<
CJ
A
caf-
S1
cn
H
2:
H
*1
CJ
0
rl
01
ft
to
c
o
•p
d'
rl
0
a
o
SH
0
1
.Z;
rH
dP
O
H
01
01
o
rl
O
TJu>
rH
•H
d
•P
Q
01
0
e
•H
H
CO
bO
C
oJ
to
4-1
JH
0
.c
CQ
i
r^*
rH
1
01
•H
rl
£-
8)
m 3
M J
•* -iLd r^
H ^
CQ
Q
CO
X,
CQ
&:
r. C
Q O
a. u
0)
CO
E:
o
•H
p
U
fa
4->
i-H
0
|
1
|
I
1
t
|
1
I
rH
CD
rH
TJ CM
C r*-
d
< P.
0 -
TJ t*
3 00
-H
•P O
rH 55
d rH
l ca
c <
o
S-t
O 0
p
c d
O rl
•H
P 0)
1 1
p
01 rH
< d
TJ
0] P
TJ 0
C -H
d TJ
0 OH
TJ
3 TJ
P C
£ d
rH 0
< 01
i a
O CQ
CJ ^
I
O
CO
m
l
i
i
l
i
l
l
i
l
i
l
o
CO
rH
O
0
o
o
CD
eo
•Hp
d
3
rH
ca
W
<].
X.
a:
op
•P C
•H d
X rl[•.•[ £Q
01 01p -p
o o
c c
S5O
• CC 001 +
V V
SH «H
* ~rH CM
.«
d
•H
rl
0)
rH
•H
fa
,
1
O
o
^31
t
1
11
11
1
1
1
,
1
o
o
N
O
O
CO
§
bo
c
d
^ 0 rl
co bfl
0 C TJTJ « 0
•P O *H -P
iH O -P O
X 3 TJ -H
w oo ,0 <u TJ
v^ p 0
. CJ rl
£ 0 0 -H ft
O TJ fn TJ TJ
rH O O 3 0) C *-*
00 +J rl -H CM
,Q C CD -H n j2 f-
CD TJ -P -P
rl 3 rH C -HO - -P co -H & a
C -H 1 J=
0 -H -P O -P -P
> £ rH O -H O *-
o -P ca i s a: oo
,0 -H i c m
o 5=; ca .a o
^ ~ §
rH CM •*-•
•P
•H
•P
rH
-H
IH
0
-P
T-H
•H
fa
O
o
00
CM
I
I
1
1
1
1
1
I
t
o
o
00
0
o
CM
O
CM
CM rH
I- l-
0 0
TJ TJ
0 0p| o cj
•H C C
Xl 0 0
r-i « ffi *C£
.« rH rH
tt tt tt ^
CO
+ + + f*
CM rH rH •
o o oaffi Ci tf
A A V, 5
os a: DJ m
<H <H SH ^
a:
rH CJ ^
0c
0
N
3
fi
a
•H
IH
0
P
rH
•H
1
1
1
1
I
1
I
1
1
t
I
I
1
1
1
1
1
I
1
CO
CM
P
01 h-
TJ CD
O t-
o
«£
rHf-
*- cotn
TJ
c u
d SC
I-H
0 OS
TJ <
3
•P •-
•H 01
•P TJ
rH IHd a
d nJ
•H .C
M
a i
3 1
1 (U
X m
O 0
O 01
rH JH
.Q O
CO S
H ^
d
rH TJ
a c
01 d
•H
Q U O ]
X. P TJ
•p JH o3
•H 0) O
N O U
cai ~ -PC 01 -H
2 V 01
4-> C
ri to ca
O >> r4
I
CM
CO
rH
I
I
I
1
1
|
I
1
,
1
00
CM
f
O
rH
TT
X
<3
+
" C
CD
1
>-N rH
- C 1
W
 ^DCi 
i r
*• c
K
'. CDX
<3
^
 +in ini i
** c - c
CD CD
** c •* c
a: CD
~
p
<H
•H
CO
cj
oa[i]
i
o
ii
ii
ii
i
ii
ii
r^
CM
CD
rH
TT
" C
CD
rl
O
0
ca
to
*
^ca
1 X
CM
Ca:
+
"ca
n
"* C
a:
" C
CD
** C
at
I
•P
o
0
CO
00
CM
1
I
1
1
1
1
1
1
00
CM
CO
a
<*
/f^
CD
0
0
CO
01
CM
1
*• c
rH
1
*• c
CO <1
1
 +
" C " C
cc cc
~ II
II rH
+
OS * C
3 ca
rH
% C
CD
% c a
0* W
0 X
•P 0
CJ C
0
"""I rl
O O
Di •»•• •
CM
rH
CM
,
i
ii
!
1
CO
^
OW
V
CD
<
O X
§ „
X. 0
1
O C£
„ ||
II
0
tt §
C
O
•H
•p
d
rH
a
(D
•P
C
o
o
ex
o
00
00
CM
rH
t
1
1
CO
1
1
11
CO
en
COCD
rH
o
CM
CM
TJ
"*0 ^0
<3 ^
E E
CD CD
C 01
•H O
01 U
^0 ^0
•3 3
g E
IS tt
K 5
II II
g E
X >•
O rH
•H a
cn u
h CO
Q) 1 f—l
> c c
c o o
0 0
u g o
0 <H ~
-P -^
ca -p co
c 01 i
•rl 0 C
h n
0 TJ "
o e E
O CJ I— *
(pu
(0
§
W
*
1
1
1
CO
CD
rH
CM
m
CDin
•*
«
^ 0 1 r H
-H 0 1
1 0) B
B CQ >•
1
 CO C
C \ >•
^ IN
X 1 +
rH al CM
1 . ^
B * rH
>• rH 1
l ' B1
 B XB ca .
> m '
•^ , c
7
 CUc ca ^— ^
2 S a
II II II
C Cca .ca >
01 FH
r. O
O .— <H
-p m
O -P -•
0 VI 01
> 0 r
•H E-.
TJ
C VI TJ C
0 C
ri rH d
H — ' ^ C
,oes/,, M0od3/
o
T
O
01
li
li
o
ii
ii
o
CM
rH
O
CM(N
O
CM
rH
O
CM
Q 3
•ca *ca
rH rH
J, M -H «
CM (N
+ +
ca ca
B CO
•H O
cn u
rH rH
1 1
X >•
II tl
X >•
a
-t
uJ
3
5
-.P««H 81
CO
CO
00
CM
rH
1
1
(
1
1
1
1
1
CM
rH
fl-
CM
TT
rH
C
X
rH
C
X
rH1
c
1
rH
C
rH
1
C
C3
P
1
F|CM
H
ca
cn
rH
I'
CO
•p
tp
CJ t
IM
•H |
»
B sra3
"
CD
CM
CD
m
11
1
C^M
1
1
1
TJ<
CM
00
CO
CM
rH
~ ~<
ca ca
CD CD
C CO
•H O
01 U
+ +
X >>
II II
X >
3 CO
H
3 CM
bfl -
C rH
•a
-1 II
^ ^— '
SXS XE Td
^
CM
m
i
i
l
i
i
i
l
l
l
i
^
CM
rH
o
r^
0
i
<;
n
o
CO
V
•a:
1
o
3
CJ
rl
o
• ££
C£
II
fc-
1
 — '
a
u
N
ca
X
»Ta/m
ii
0
0)
11
1
1
1
11
11
11
o
rH
O
00
*r
U)
1
.p
0
rH
O
rH
CO
X
rH
O
c
o
•H
d
o
o
p
d
Q
miitzv
m
o
rH
0
rH
CM
t|
|
m
m
i
m
CO
o
o
CO
m
rH rH j
•H N J)|NCM CM|
X X
<D .CD
•H O
01 U
* bo "bfi
rH rH
1 1
X >
II II
•H -H
X >
TJ
C rl
rl -P
H C
-P 0
SH C-H
f-i TJ m
CJ C
h d VI
•H
< rl rH -H
0 0
P -P .Q VI
01 CJ E
O 0 !>. rH
X > CO ^
JOJ
CO
0)
CM
1
rH
1
1
1
1
rH
1
1
CN
•a1
rH
^
1
in
^
X
i
in
X
rH
1
B
-*->
II
a
cn
TTin
CO
o
rH
1
1
1
CD
1
1
1
1
CD
CO
CN
rH
cn
ca ca
B 01
•H O
ca o
S. A
X >
II U
X >•
CD
CO
ITJ
i
i
i
i
^
i
i
i
i
^
r-
00
rH
Q
> Q
1 •*
^ +
CD X
^ O
01 U
o
CJ tt
tt II
H
•^ 'X
CD +
1 '"".jj
C C
•H n-4
01 01
tt tt
II II
X X
ca
cao
jj •
H->
(-1
O
2
TJ ic
CO
Od
rl
H C
m^
00
o
rH
,
|
1
I
CD
1
1
1
I
CO
CO
• CM
rH
CO
CD '"'X
1 CD
C 01
•H O
01 CJ
jr £
+ +
xz >-Z
II II
X >-
c
o
D -H
C -P
•a d
rl
C 0
0 C
rl 0
P O
•» rH
3 0.
a &
= £0 t>»
J CO
o
m
rH
CM
0)
00
CO
rH
<*
CO
CO
rH
m
i-
rH
CO
CD
CO
mt-
CM
CO
o
CM
CO
CO
1
E-
to
0
p
o
55
01
o
TJ
rH
3
O
P
*H
d
0
IH
•H
ca
d
0
rl
rl
O
•o
E
rH
rH
d
rl
O
«H
dp
d
TJ
TJ
C
d
01
•p
O
rH
0-
m
rH
01
C
0
•P
C
•H
C
CO
c
tH
O
TJ
C
d
O
rH
O
o
TJ
0
h
C
•H
TJ
0
C
0
01
0
a
0
>>
rH
d
0
rl
P
TJ
ca
rH
3
CO
H
•o
0
iH
•H
CO
01
d
rH
CJ
p
I
<
o
TJ
0
e
Us
B
•H
X
C
•H
3
0
X
TJ
C
ca
rl
O
0
d
o
01
tH
•P
c
tH
0
£3
•a
rH
3
O
•£
CQ
bo
c
d
•P
r-,
o
A
01
-p
d
TJ
C
0
U
0
CO
CO
IH
0
TJ
0
•P
3
+J
CO
c
o
CJ
0
JQ
TJ
rH
3
O
1-c
C
O
•H
a
c
0
01
0
I*
a
0
-C
E-i
f
CM
bDC
0
rH
d
01
01
0
bfi
0
a
TJ
rH
3
O
£
rH
bDCd
£
•P
01
rH
O
.a
R
01
p
<H
d
rl
u
rl
1-t
d
a>
.C
H
01
ti
O
O0
>
TJ
C
0
rl
-P
0
rl
ca
01
c
0
•H
a
•H
rH
.a
d
c
•H
TJ
d
0
.C
c
E
3
rH
0
CJ
0
/B
ra
nc
h
0
rl
O
Ji
0
fa
1
CQ
CO
X.
fa
p
ud(H
£3
3
W
TJ
•o
<
1
CQ
X
<
>,
rH
O.
•H
rH
3
E
S
ic
 
E
va
lu
a
tio
n
!
+j
E
o0 c
TJ O
•H M
> -H
•H h
Q H
1 I
rH
1
01
bfl
SH
t-
01
bfi
•H
Q H
0
0
0
!W
d
3
O1
W
1
^>
CO
X,
<
oT
X,
W
X.
01
c
o1-t
o
3
(H
01
c
1
tn
•p
rl
o
CO
Q
01
c
o
•H
o
3
rt
01
c
11
01bfl
s
o
K-J
b. Memory Requirements of the T/F Collision Avoidance System (CAS)
Data and
Function Program Buffers
Co-altitude Bands Determination 30
Filter via R 15
Filter via Altitude 25
Filter via Tau, Zone 30
Generation of Commands (Nondisplay) 20 3
Display Operations
(12 Max. Hazard Aircraft)
Epoch-shift of R/9 Data 25 72
Smoothed Rn, 9n 20 12
Projected R" , 6" 20 12
n+1 n+1
Epoch Interpolation 15
Coordinate Conversion and Test 25 84
Hazard Aircraft Trend Points 50 60
Generation of Aircraft Symbols 20 36
Hazard Data 40 36
Host Aircraft Rend Vector and Symbol 35 8
Track and North Computation 30 2
Range Circles, Track Scales, etc. 50 275
Totals 450 600
c. Basic Assumptions Made for Analysis of T/F Collision Avoidance
System
1) Number of Slots with Data to be Processed
• Of the 2000 slots, worst-case traffic conditions
will generate data in 1000 slots.
• Of the 2000 data sets processed, 600 require
processing beyond the range-rate, 60 beyond
"co-altitude," and 12 through complete proces-
sing for CRT display (the non-CRT system
accommodates a maximum of only two in generation
of an evasive command).
B-5
2) Basic Processing Organization
The SRI architectural philosophy will probably dictate
against an interrupt-mode of processing such as would be involved if the
data of each 1.5-ms slot were to be processed immediately after the end
of that slot. It is therefore assumed that dual buffers are provided for
storage of N sets of data (each), so that the computer is directed for
CAS computations only every 1.5N ms. At 2 packed words of 32 bits each
per slot, 400 words of buffer would accommodate a processing period of
*
150 ms.
3) Auxiliary Operations
It is assumed that the (central) computer is not respon-
sible for the following miscellaneous operations, these being performed
by the CAS black box:
• Slot acquisition.
• Synchronization of the clock via ground stations (or via
other aircraft when not within range of ground stations).
« Determination and use of "Hierarchy"—a number system
designating relative accuracy of current synchronization,
eligibility to synchronize other aircraft, etc.
• Formatting of "own-slot" transmissions, and decoding of
R, R, and altitude of "other-slot" receptions.
9 Antenna switching and frequency switching.
• Shift to Back-up Mode.
• And so on.
* This is a conservative allotment. If it develops that the computer can
process the N data sets very rapidly, only a small second buffer will
be required for storage of new data accessed during the "current" processing
period, the main buffer then becoming available again.
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4) Azimuth and CRT Display Capability
As noted above, an azimuth/display capability is assumed for
the EDP-requirement projections of this report because of the potential
for increased CAS effectiveness—particularly for terminal-area operations.
3. Data Communications
Table B-3 gives the processing requirements for data communications.
4. Graphic Display
a. Processing Requirements
Table B-4 gives the processing requirements for graphic display.
b. Memory Requirements of a Graphic Display System
1) The Basic Programs _. . ,Data and
Function Program Buffers
Interrupt or Polling Routines for Keyboard 80
Processing
Sector Selection (from 40 sectors at 100 25 5
miles each)
Rough Selection of Points Ap, cpp 30 10
Precision Computation of p, (0 +6) 70 20
Conversion of Coordinates to X, Y and Off- 25 10
scale Tests
Add AX, AY for Circular Symbols 15
For lines (or polygons) going off-scale, 25 5
compute coordinates of border intersections
Designation of Name/Freq./Alt. Locations 20 5
Computation of Curved Trend Vectors 40 5
Computation of Track Data and Symbols 25 5
Buffer Storage of Display Data: Variable — 110
Fixed* 10 35
* Fixed elements are the border, the map side, the aircraft symbol, range
circles, extended heading line, and portions of a linear-scale track
presentation at the top of the display.
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Table B-3
PROCESSING REQUIREMENTS FOR DATA COMMUNICATIONS
Function
I
0
+J
C
M
A
ir
 
-
G
ro
un
d 
-
h
•H
<
Aircraft Integrated Data Systems (AIDS)
Airspeed (including temperature)
Autopilot/Autoland
Automatic Tuning (Nav/Com)
Collision Avoidance (CAS)
Discrete Parameters
Displays: Graphics
Text (CDU)
Electronic Attitude (EADI)
Dynamics: Flutter Control
Stabil Augment
Engine Control
Navigation: Crosstrack Dev., Distance/Time, etc.
Dual VOR/DME
Inertial
Kalraan Filtering
Instruments/Indicators
Subtotals
Terminal Area Messages (ATC, IPC, etc.)
Enroute ATC and Company Messages
Address Decoding of All Interrogations
(Burst Rate)
Subtotals
Iteration
Rate
(no./s)
1/4 ,1,4
8,16
160,20
N
6
1,5
10
10
10
250
240
30
5
5
25,5
1/5
10
2
N
800
TOTALS
Data
Transfers
(no./s)
I
100
32
820
N
1400
5
23
N
(+500)
2400
1440
20
200
[1]
6440
12
N
<800>
12
6450
O
200
—
[--]
N
225
5
160
280
700
(+0)
1680
240
5
[1]
200
3695
6
N
—
6
3700
Processor
Requirements
Instr.
(no./s)
50
240
1700
N
60
60
300
(2500)
2500
300
N
50
300
100
5660
500
N
<4800>
500
6160
Time
(percent)
0.02
0.10
0.68
N
0.02
0.02
0.12
1.0
0.12
N
0.02
0.12
0.04
2.3
0.2
N
<1.9>
0.2
2.5
Memory
Program
30
20
20
10
10
20
30
10
10
10
10
10
10
10
210
250
200
[100]
450
660
Buffer
*
*
*
*
400
*
*
*
*
*
*
*
*
400*
12
100
*
112
510
Notes: * — Common buffer used.
( ) — Processing not required during approach/landing—the worst-case situation.
[ ] — Transfers or memory common to other function(s).
N — Negligible requirements.
< > — Address decoding performed by special hardware (to preclude the need for high-rate polling or
interrupts.
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1) The Basic Programs (continued)
Data and
Function Program Buffers
Data-output Routine 10
Computation of Translation/Rotation at 15 5
(8-1=7) intermediate times
Slewing Display to "Phantom" Displaced 50 5
Reference
Additional Programs for North-oriented Display 50 10
Additional Vertical-profile Display Programs 200 30
Subtotals 690 260
2) Horizontal Display Parameters
125 VOR/DMEs at 6 Words each 750 Words
(precision lat./long.)
75 Intersections and Waypoints at 8 600
(precision lat./long.)
15 Instrument Landing Systems at 24 360
(precision lat./long.; includes markers,
runways, extended center line, names)
30 SIDS/STARS/MAPS* at 40 1200
200 Airway Designatorst at 2 400
10 Prohibited and Defense Areas, etc. at 30 300
200 Points of lat./long. Grid at 1 200
200 Lat./Long. Designatorst at 2 400
1 Track/Bearing Scale at 30 30
Symbols 250
2 Circles at 32 = 64
2 Hold Patterns at 40 = 80
6 Symbols at 10 = 60
6 Symbols at 4 = 24
4 Vectors at 5 = 20
Subtotal 4500 Words
* Standard Instrument Departures, Standard Terminal Arrivals/Missed
Approach Procedures—data regarding courses, altitudes, etc.
t All designators (e.g., 25W, 70N, V259) assumed to be displayed hori-
zontally and with no processing against overlay with other symbols.
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3) Vertical Profile Modes—Additional Storage Requirements
16 Grid Segments and Coordinates 50
at 3 Words each
20 Profiles at 25 500
5 Special Symbols at 10 50
Subtotal . 600
5. Inertial Navigation Systems
a. Processing Requirements
Table B-5 gives the processing requirements of an iner.tial
navigation system.
b. Memory Requirements of an Inertial Navigation System
—— • Data and
Function Program Buffers
Interrupt Routines for Mode and Keyboard 100
Operations
"inner Loop" (at 25/s)—Steps 1-6 121 31
Lat./Long. and V /V /V —Steps 7-13 145 15
Misc. Parameters—Steps 14-19 127 15
Waypoint Calculations (and Storage) 91 30
Binary/Decimal Conversion and Output 30 2
Timing Interrupts—Step 22 30
Gimbal Drive—Step 23 300 25
System Initialization (Pre-flite only) 750 20
Execution and Self Check (not included here)
"Inverse" \, 0,V,C_ Computations for "Polar" 90 10
o ~—~~~ ~—~~
Navigation
Subtotals 1800 150
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Table B-4
PROCESSING REQUIREMENTS FOR TRACK-ORIENTED HORIZONTAL (GRAPHIC) DISPLAY
Item
Sector Selection
Rough Selection of
Points X , cp
P P
Reference-Pt. Comps
Angles of )
"Convenience" )
(p
Earth Angle (fi)
Distance (p)
Bearing (6+9)'
H
Reference-Pt. Comps
and Off-scale Tests
Slave-Point Comps
and Off-scale Tests
(100 points)
Add AX, AY for
Circular Symbols
For lines going
off-scale, comp.
Border intersection
Name/Freq/Alt
Location
Generation of
Curved Trend
Vectors
(1 £ 1 £ 5)
Track and North
Data Computation
and Symbol Gen,
Translation/
Rotation
Data Output
Function
Designate occupied sector as f(dist. from
origin).* Additional sectors (±) as
f (scale).
f Acp 1 Ahead— 2.5 Ymax
YGS if: KLM+^o7Tj< Behind-1.7 y^
-if 1 cos (Xp-X)/2 1
*""' [tan (fcp/2) cos (Xp+X)/2 J
r sln3(Xp-X)/2 -I
'"" 1 tan (fcp/2> sin (Xp+X)/2 1
s -*
- i "ifi /Xp-X\ sin (a) ]
|_ s \ 2 / sin (B) J
(KR.) n (Deflection Units)
e
f sin (Acp) • cos (Xp)
0 + Hill" ^
"K ' "" 1 sin (n)
L s
XR = P • sin (9^ * 9)
Y0 = p. cos (9+ 6) -Yd (PaCked)R H
X = X + fiX • cos(8 ) +' AY . sin(8 )
fa K H H
Y = Y - AX • sin(8 ) + AY • cos(8 )
S R H H
Y : YX: : s »— >
e.g. /x -X \
v ' v i f v v 1 1 P max 1Vi " yP <yP Vi^x^-Xp j
Over/below or left/right
positioning re item ref. point
X =X +V • K • sin 8 1— — -} K\
i 1-1 g s |_ H \ 2 / J
Y = Y + V • K • cos 8 | — — ] K
i 1-1 g L H \ 2 / J
X = K sin(^i- 6 ) ; Yr = K cos(|-cp ) - YD
XN = K sin(6H) +XD; YN = K cos^ ) + YD
AY = K • V
ground
A8 = (8 ) - (9 )
H n H n-1
(DMA) (Included in data communication)
TOTAL
Times
per
Display
at 1/s
1
25
25
25
100
8
10
10
5
1
7
8
Total Number of Operations per Computer Display
(at I/sec)
Detailed
F/S/B
38
200
225
225
75
25
175
300
2200
1024
130
160
20
30
28
4855
A/B
25
150
175
125
75
25
200
600
512
80
20
20
20
7
2034
M
6
25
25
25
25
25
25
50
400
-
10
-
62
5
7
690
D
3
"
25
25
25
25
-
-
-
10
-
1
-
-
114
Trigs.
Small
3
-
25
25
25
50
-
-
-
-
-
5
-
-
133
Large
5
1
50
25
50
25
50
2
-
-
—
5
4
-
217
Trigs"1
3
-
25
25
25
25
-
~
~
~
-
--
-
~
103
Gross
Shorts
242
365
2050
1700
1800
25
1200
1250
2830
1536
210
ISO
180
79
35
-
13682
Longs
91
33
800
600
800
25
550
450
416
-
20
—
70
37
7
-
3899
(POINTI GREAT-CIRCLE
\ TRIGONOMETRIC
* RELATIONSHIPS
.^
I
The spherical trigonometric calculations used for sector selection (and for computation of the phantom aircraft location
for slewing) are essentially the same as those used in the precision computations for the points X , cp . (Assumed here that
P P
slewing is not used during approach.)
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I INTRODUCTION
The purpose of the technology study is to identify the most appropriate
technologies to be used in ultrareliable airborne computers. The time span
for product development and product construction is 1973-1975, with the re-
quirement that the chosen technology lends itself to full production at the
end of the period. The computers thus designed will be used in aircraft in
operation 1975-1985.
The technology study establishes pertinent characteristics such as
general technical feasibility, environmental limitations, speed of opera-
tion, cost of development, cost of production, reliability, and maintenance.
The report is divided into three parts: logic circuits in processor
and subsystems, memory technology, and interconnection technology.
II LOGIC CIRCUITS IN PROCESSOR AND SUBSYSTEMS
A substantial portion of the logic in equipment expected to be de-
veloped the next few years will be based on Large Scale Integration (LSI)
techniques. Whether standard off-the-shelf items or customized designs
are used depends on expected volumes of production and the complexity of
the desired logic functions. The conventional ICs, Small Scale Integration
(SSI), represent an integration only on the component and device level,
while the interconnection between elementary functions, such as gates and
flip-flops, must be made outside the circuit. The utilization of SSI for
logic design has, in the last few years, resulted in substantial cost and
volume savings. The separation of the elementary functions on the ICs has
made standardization feasible and production costs have been drastically
reduced. The functional design of more complex functions has been made by
interconnecting gates, flip-flops and other circuits through traces on
printed circuit boards, through wire wrapping and other means. The costs
associated with wiring, both labor and material, has provided the incentive
to take the next step in circuit integration. A substantial reduction in
interconnections between elementary functions could be made inside the inte-
grated circuit. Another benefit of this would also be an increase in the
gate-to-pin ratio of the integrated circuit. The process technology had
advanced to a point where instead of 10-20 gates, as in SSI, up toward 100
gates could be placed on a chip without prohibitive reduction in production
yield.
Now the big question was how to take advantage of the LSI capability.
The cost of designing a complex integrated circuit was substantial and is
still in the order of $20,000 per customized circuit. Only high volume pro-
duction could justify this initial expense. The semiconductor manufacturers
were searching for commonly used complex functions. The result of this
search was the line of Medium Scale Integrated Circuits (MSI). The most
attractive MSI circuit is the shift register, in that a very large number
of stages can be interconnected with very few leads leaving the circuit and
very efficient circuit layout. For example, the list of MSI circuits avail-
able from Texas Instrument includes counters, decoders, data selectors/
multiplexers code converters. A number of arithmetic elements for up to
4-bit parallel operations are available, supplemented with 4-8 bit registers
of different kinds. Random and read-only memories (RAMs and ROMs) also
belong to the MSI list. Most available MSI circuits are based on transistor-
transistor logic (TTL) but shift registers, RAMs, ROMs, and a few other cir-
cuits are also available in metal oxide semiconductor (MOS) technique.
Increased yields and increased circuit densities possible in TTL cir-
cuits (and even more so in MOS circuits) would make it desirable to design
more complex standard circuits. We see that, with the exception of memory
functions, the MSI circuits are equivalent to, at most, 50-60 gates. The
search for commonly used circuits with higher complexity than 50 gates, with
the exception of memory functions, give very small return. The arithmetic
elements, for instance, offer some further possibility in increasing the
number of bits or in including not only the arithmetic function but also one
or several registers in a vertical slice through an arithmetic unit. In-
creased number of bits above 4 results in decreasing number of users, as
the arithmetic circuits come typically modulo 4 (bits), some modulo 8, but
decreasing numbers for other bit counts. The number of leads to the package
tends to increase linearly with the number of bits in the arithmetic element,
reducing the advantage of increased integration. The bit slice approach has
a passing advantage, as it assumes a traditional computer organization which
no longer is accepted widely enough.
The difficulties in using standard LSI in the structured arithmetic por-
tion of a computer are far exceeded by the difficulties in utilizing standard
LSI for less structured logic, such as is used in the control logic of the pro-
cessor or in the logic for subsystems such as I/O equipment, etc.
The logic designer, in order to take advantage of the compactness and
reliability of LSI, must resort to customized design (pay for the cost of de-
veloping the circuit specifically for his needs). If the volume of equipment
to be produced is high, as in a desk calculator, an ideal situation exists.
Most other applications, however, provide a less clear-cut choice. Before
looking at the alternatives available for the small volume producer, let us
dwell for a moment on the desk calculator development.
The desk calculator, being a mass-produced item containing a modest
amount of logic, was a natural candidate for LSI. A gradual replacement of
discrete components and SSIs evolved. There were minor differences in the
design approach taken by the different manufacturers that had to be accom-
modated for, resulting in great difficulties in standardizing circuits for
general use. The number of LSI chips per calculator, based on the MOS tech-
nology, increased first when more and more of the previously used circuits
were replaced. Concurrently, the advances in the MOS technology increased
the number of circuits per chip, with the effect of again reducing the number
of chips from a peak of 5-7 chips down to presently one chip only for almost
all of the circuits for the simple calculator. Some attempts were made in
standardization. One manufacturer offered a set of 6 chips for a complete
8-digit calculator. We do not know how successful this approach has been,
but the availability of a built-in Read-Only Memory (ROM) for function control
should provide some flexibility in responding the special custom requirements.
The read-only memory or programmable logic approach is now incorporated in
several designs standardized to meet a variety of customer demands.
The calculator development has now reached a point where the calculator
manufacturer is less concerned about the logic refinement inside the LSI
chip, than with his ability to satisfy the special operational and human en-
gineering aspects of design.
The calculator on a chip is now an accepted fact; the cost per chip is
subject to strong competition, with chip costs in the $20-$30 range now and
expected to go below $10 in 1974.
Some important parallels can be drawn between the calculator develop-
ment and the development of LSI oriented minicomputers, but there are also
some big differences. The minicomputers all have different approaches in the
logic structure, differences that have made it difficult to offer standard
products acceptable to a broad market. The byte slice approach has had some
acceptance but, as mentioned earlier, is of passing value, as more circuits
can be placed on a chip. Any real breakthrough will not take place before
complete CPUs can be offered as components to the application-oriented system
and subsystem manufacturer. Some LSI calculator chips have the potential for
expansion into the lowest end of the computer market, and are advertized as
computers. Bit serial BCD operation at clock frequencies typically at 100-
200 kHz limits the usefulness of these chips to low-speed applications.
5
Probably the most advanced attempt in making an LSI computer is the
system IV/70 from Four-Phase Systems Inc. This computer acts as a com-
munication display processor interfacing up to 32 display terminals, a
central computer direct or remote, and several peripheral equipments. The
computer consists of 12 LSI chips (MOS), 6 of which are 48,000 bits of ROM,
3 arbitrary logic and 3 byte-sliced arithmetic chips. This computer was
planned around 1968-69 and is just now going into production. The extensive
use of ROMs for control of the 120 machine instructions should provide a
high degree of freedom in modification and adaptation to other applications.
Microprogramming, as in the example above, is one of the means available
to reduce the development cost of computers. The production cost of systems
using ROMs instead of arbitrary logic on customized LSI is higher but is
still justified for the following reasons:
1) Initial development cost is significantly lower.
2) Design modifications are simpler with lower cost and turn-
around time.
3) The savings from 1) and 2) on low volume production will offset
the higher production cost.
Cost per bit of ROMs is continually reduced, resulting in improving eco-
nomies, but other means of reducing the cost of the control memory are sought.
One method of reducing the number of control bits is to replace the ROM with
a smaller RAM, backed up with some slower non-volatile memory. In this orga-
nization, the control memory stores only the control information to be used
in a given mission. At change of mission, the control memory is changed to
satisfy the new needs. This approach is especially satisfactory in devel-
oping complex systems where many modifications can be expected, both in the
debugging phase and later in the use of the system. Another motivation for
using this scheme is that it is economically feasible to use high-speed bipolar
RAMs, rather than the slower MOS ROMs. Bipolar ROMs represent a compromise
between the two.
An alternative is also the usage of programmable read-only memories
(PROMs). These control memories are of great help in the debugging state.
If replaced with regular, less costly, ROMs for the production units, re-
design of the ROM patterns may still be required for adaptation to new appli-
cations .
All control memory approaches, whether they are ROMs, RAMs, or PROMs
are essentially listings of control bit patterns. Different schemes are
used to reduce the number of control words. The address of the next word in
a control cycle is part of the output word. Combinations of the address
portion of the control word operation code and state signals are also used
for pointing to the address of the succeeding control word.
The Programmable Logic Approach (PLA) is different in that the control
signals are formed as the logic output of a gate structure in a similar way
to customized arbitrary logic. The difference from customized random logic
is that the development cost is significantly lower and design modifications
can be made with relative ease. In one approach, the programming is made by
changing the top layer metal interconnect pattern or the oxide cut mask, in
order to connect or disconnect gate inputs. The similarity in cost of design
and redesign to ROMs is evident. The programmable logic approach tends to
be more economic than ROMs when the number of control bits exceeds a certain
number. One commercially available PLA has 17 external inputs, 18 outputs
representing sums of up to 60 product terms formed by the 17 inputs and the
outputs from 8 state flip-flops, also located on the chip. The inputs to the
flip-flops come from 16 sum-of-product terms generated on the chip, in addi-
tion to the 18 available at the output.
This type of programmable logic array operates at clock rates of 200 kHz.
The speed limitation is due to the high capacitive loads in the high fan-in
gates. Improved device technology can, of course, improve the speed by almost
an order of magnitude. The speed should, however, not be directly compared
to the cycle time of an ROM, as somewhat more time-preserving design approaches
can be taken with PLAs.
Micro-cellular programmable logic arrays, where only a limited number
of cell inputs are connected to a given cell output, can operate at sub-
stantially higher clock rates. This higher cell speed is, however, offset
to some degree by the fact that several cell delays are accumulated in each
logic decision.
Both types of PLAs can be customized by programming a single mask pat-
tern. The arrays can also potentially be programmed electronically as the
PROMs or by including control flip-flops or other memory bits on the chip
that can be preset either by shifting a signal pattern or by some form of
memory write process. The electronically programmable array has all the ad-
vantages of low hardware development cost, adaptability to new application
and mission requirements, and low production cost, due to the high volume.
There would certainly be great hesitance among persons responsible for design
and use of airborne computers, if the logic performance is dependent on
volatile memories. On the other hand, as will be further discussed in the
memory section, volatility is a relative subject in that power can be pro-
vided during long power interruption by batteries supplying at least the
function control memories, and in all probability also the active logic
portion of the CPU circuits.
Cost Comparisons - Logic
In this section, we will attempt to compare the cost in designing and
producing logic circuits utilizing the different concepts discussed in the
previous section. The purpose is not to establish absolute cost comparisons
but rather, to show trends in cost relations as function of production
volume.
Table 1 shows the logic cost for the different techniques. ROMs,
PROMs, and RAMs are assumed to be used as microprogram stores—a range of
10 to 20 bits of memory was assumed to be equivalent to one logic gate.
The number of gates that can be replaced by the Programmable Logic Array
from Texas Instruments is somewhat uncertain and certainly application de-
pendent. Access and cycle times plus gate delays are also shown, in order
to give the proper indication of cost/performance.
Figure 1 shows the cost per gate as a function of the number of units
used for the different design and production techniques. A unit here is
defined as a packaged circuit containing a number of gates or storage bits
in a fixed combination. A conventional SSI circuit of a certain type (e.g.,
quadruple 2 input NAND) is the least complex unit produced in very large
quantities and is used in relatively large numbers. The circuit cost shown
for SSI in the diagram includes cost for assembly, material, and labor and
takes into account cost variation as function of volume of purchase and
production. An initial development cost, after logic design, is taken into
account for all categories. This may be as low as $.05-$1.00 per gate,
mainly for the PC board layout, when using MSI, and up to $200/gate for
customized bipolar LSI. Programmable ROMs and RAMs as used for micropro-
grams have no visible initial development cost for the user. De facto,
some costs not shown in the diagram should be added for the in-house con-
version of the logic equations to program code in the memories. In order
to compare alternative approaches to realizing complex logic, curves for
memory arrays are given based on a statistical equivalence between a set of
bits in a control memory and a gate in an arbitrary control network. Most
of the curves assume an equivalence of 20 bits per gate, but one pair of
curves are given for 10 bits per gate.
Some caution should be expressed in using the diagram in comparing low
complexity circuits with the high complexity ones. One single system may
use, say, 10 MOS LSI circuits with each circuit of a different design and
the total system may be equivalent to 1000 gates. If 100 systems are built,
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the 100 unit price should be used. On the other hand, if SSI is used for
the design, a total of 150,000 SSI ICs may be used, mounted on 15 different
types of PC boards. A unit number of 10,000 would probably be the proper
place to check the gate cost for SSI in this case. In the example above, we
would have found SSI at 25£/gate to be preferred before the MOS LSI at 64£/
gate. If, on the other hand, more than approximately 500 systems were pro-
duced, the LSI version would become the cheaper one. MSI, in those places
where usable circuits are available, successfully competes with MOS LSI up
to unit volumes in the order of 10,000. A possible contender for the arbi-
trary logic is the Programmable Logic Array (PLA) which, at volumes below
about 3,000 units, gives lower cost than alternative methods.
A direct comparison can be made between MOS LSI and MOS ROMs, as each
system will have only one of each type, whether LSI or ROMs are used. Con-
sidering the case where 20 ROM bits are equivalent to one LSI gate, we see
that if less than 140 systems are planned ROMs give lower cost per gate
equivalent than the customized LSI version but that for a larger number of
systems, the cost rapidly changes in favor of the LSI approach.
Circuit Performance
We will now turn our attention to the questions of speed, power dis-
sipation, and cost. In view of the rapid introduction and acceptance of
\
new process technologies, those that appear most promising are included in
the following survey.
Table 2 illustrates gate delays, power and area requirements for gates
with 3 inputs, and a fanout of 3 for a variety of circuit technologies and
techniques. The reader is cautioned not to use the displayed data too rig-
orously, as in many cases the data has been derived by rather gross inter-
polations. The shown gate area does not take into account the area for
interconnection between gates separated by one or more gates. The area for
interconnect has, however, been assumed to be twice the gate area in calcu-
lating chip area. In other words, chip area = 3 X n X (gate area), where
n is the number of gates. The area required for pads, protective devices,
and output drivers is also assumed to be accounted for in the total.
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The chip area is limited either by the largest chip area that can be
produced with today's photolithographic techniques and with acceptable
yields or by the maximum acceptable power dissipation.
2
The maximum chip size in the table was chosen to 200 X 200 mil = 40,000
2 2
mil for MOS and 150 X 150 = 22,500 mil for bipolar. The maximum power per
chip was set to 1 W, which is a rule of thumb used in the industry for a
40 lead ceramic dual in-line pack. The gate delays are average delays ex-
pected in a mixed type of logic, with the capacitance of the interconnection
on the chip included. In reviewing the column of gate delays we find, as
expected, that the bipolar technologies give the shortest delays. The
Schottky diode clamped TTL is superior with its 3 ns delay, but the penalty
in power dissipation is still high, limiting the number of gates per chip
to 60. Much lower power can be achieved, but not without sacrificing speed.
The standard low power TTL technology gives gate delays in the order of 40
ns with a limitation to 150 gates/chip, on account of the 50 mil gate area.
As a comparison, ratioed MOS gates have delays varying between 50 and 200 ns
2
with area requirements of 4 to 12 mil . The smaller gate area required and
the larger, chip sizes give gate counts from 500 to 3300 per chip. The ortho-
planar n-channel technology with depletion mode load devices is most inter-
esting, in that with 50 ns gate delay it can operate on a +5 volt supply
2
with low power consumption, 300 M-W, and small geometry, 4 mil /gate, allow-
ing up to 3300 gates/chip. The complementary MOS is superior in its low
stand-by power consumption. The dynamic power consumption at the operating
frequency is, however, of more relevance in the logic of an on-line computer.
This power is consumed in charging and discharging capacitive loads in the
circuitry. The dynamic dissipation is a linear function of the operating
frequency. The dissipation at 1 MHz is given in the table and is of the
same order of magnitude for both regular MOS and CMOS.
The dynamic logic, 2 phase, 4 phase, with or without power clock, for
a given MOS technology gives potentially shorter gate delays than the ra-
tioed logic, but the area per gate tends to increase. Gate delays as low as
25 ns can be achieved, provided the clock driver can meet the requirement.
Practical circuits so far have, however, been limited by clock rates in the
order of 1-5 MHz. This is somewhat misleading, as several levels of logic
14
are typically performed during a clock cycle. Depletion devices, as loads
and complementary logic, will reduce the importance of the dynamic circuit
techniques. A more detailed comparison of these techniques is recommended.
More information on both the orthoplanar and a CMOS silicon gate technique
is expected to help in this evaluation.
The Programmed Logic Array (PLA) may be useful for the proposed NASA
applications for small production quantities because of the small number of
duplicate parts needed. Although PLA units can be made in various tech-
nologies, the CMOS technology is believed most desirable, since it combines
good speed/power trade-off with excellent noise immunity. The speed of PLA
units is somewhat lower than the speed of equivalent gate networks.
Although PLA is applicable to many of the arbitrary logic requirements
in the proposed class of systems, specialized custom LSI circuits will also
be needed for some areas of the arbitrary logic, particularly in the area
immediately associated with the central processor units. CMOS is also the
preferred technology for the custom LSI circuits
15
Ill MEMORY HIERARCHY
In considering the memory requirements, we distinguish a hierarchy of
memories to carry out different functions. The principal function of possible
technologies are shown in Table 3. Selection of the appropriate technology
will be based on reliability, cost and speed.
Reliability
The reliability of a fault tolerant system is directly related to the
reliability of its components. For given system requirements, therefore,
the more reliable component can permit system simplifications not possible
for less reliable components. Core memories are the traditional working
memories for computers. These memories have a relatively high reliability
within the limited range of permitted operating temperatures. The reliability
of a core system is affected mostly by the number of solder connections in
the array wiring and by the number of active and passive components used for
driving and sensing. The reliability of the core arrays themselves is rather
high after initial elimination of bad cores. The drivers are designed to
operate at high current and high voltage and are, therefore, exposed to
higher than normal electrical stress. Some degree of integration has re-
duced the component count in the core memories, but a rather large number
of components still remain. We estimate the mean time to failure for the
Ampex 1885 memory (8K X 18 bits) to be 8,000 hours (excluding power supply).
This memory uses 107 ICs, 172 transistors, 236 diodes and 48 diode packs
with 16 diodes in each, a total of 563 semiconductor components with from
2 to 16 lead packages.
This should be compared to an MOS memory based on chips, each holding
4096 bits of memory with decoding and sensing all included on a chip. This
memory would require 36 MOS chips + 4 clock drivers +, at most, 25 more ICs
for buffering and chip decoding (assuming TTL for this purpose), a total of
about 65 ICs would be sufficient. Also, the electric stress on the MOS
memory components, with the possible exception of the clock drivers, is
considerably less than on the 1C components of the core memory.
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Table 3
Memory Hierarchies
Unit Functions
Candidate
Technologies
Micro-program
Control store
Micro program steps,
Initial bootstrap
loader
Semiconductor RAMS,
ROMS, PROMS
High Speed
Cache stores Data,Instructions Semiconductor
Main Processing
Store
Data ,Instructions ,
Input/Output Buffers
Buffers
Core,Semiconductor,
Plated wire
Back-up (Read
only) Store
High Criticality
Program Store (e.g.
Flutter Control)
Semiconductor ROMS,
PROMS, Plated wire
Read/Write Back
up Store
In-flight Data Recording,
Back-up airspace data
(runway configurations etc)
Tape, Cassette, Disk,
Drums
Other Bubble Memories,
Charge-coupled Devices,
Soniscan,
Domain Tip
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The standard operating range for core memories is 0°C-50°C, while the
MOS memories can operate between -55 C and +85 C. The failure rate on MOS
arrays is estimated by one manufacturer (AMI) to be between 0.01% per 1000
hours and 0.1% per 1000 hours, depending on complexity and size. This cor-
responds approximately to figures quoted for bipolar ICs. Using the higher
failure rate figure for the 65 chips would give a failure rate of 6.5% per
1000 hours, or a mean time to failure of 15,400 hours. The figure can be
improved by using MOS LSI also for the control and buffer circuits.
The most common argument in favor of core memories versus MOS memories
is that the core is a basically non-volatile memory element, while the MOS
memory loses its content when power is removed. The stand-by power consump-
tion of an MOS memory is as low as 1 W per million bits for P-channel silicon
gate dynamic memories and lower than that for the 4096 bits/chip n-channel
silicon gates just being announced. A 4096 X 16 bit memory could maintain
its data with a battery supplying less than 100 mW. A 0.1 amp-hour, 10 volt
battery would maintain the memory for 10 hours and would also reduce the
effect of intermittent power failures, if used both for memory and logic.
Such battery protected systems are presently appearing on the market.
A remaining concern is that the dynamic MOS memory may, if storing
data for a long time, change its content due to noise pickup. This is
certainly a possibility that applies to both types of memories when power
is on and if insufficient care has been taken in the design to suppress
outside noise. The core memory with power turned off is, of course, safe
while the MOS memory in sustaining mode is still exposed. In the airborne
application, the power off situation would be an exception adding only a
fraction to the noise susceptibility of the MOS memory.
Suppression of outside noise in the small volume MOS memory with backup
power source is, however, simpler than for the support circuits in the core
memory.
In summary, we therefore conclude that an MOS memory can have a longer
mean time to failure by at least a factor of 2 and can, with backup battery
pack and careful design, be no more volatile than a core memory.
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Cost
Failure resistant systems will have some form of redundancy also in
the memory area. Low cost of the memory is, therefore, as important here
as elsewhere.
OEM manufacturers negotiate today with the semiconductor houses at cost
per bit in the range 0.25-0.5£ for MOS 1C chips. It is safe to expect bit
costs on the system level of less than 1£ by 1974 and less than Oe5£ per bit
by 1975. This compares to OEM prices of 2£/bit in MOS systems today and
1.5£/bit in core memory systems of small to medium size. Initial pricing
will be based on the advantages compared to core memories. After enough
competition between MOS memory manufacturers is established (1974-75),
memory prices will reflect the actual manufacturer's cost.
Speed
Memory cycle times in the order of 1 |j,s typical for minicomputer core
memories would, in all probability, be sufficient for this application,
especially as a system with several processors operating in parallel would
relieve some of the speed requirements. Only in a worst case situation,
when all spare processors are out of operation concurrent with peak
calculations, would faster operation be required. (Our reliability
estimates show that this event occurs with extremely low probability.)
There is a tradeoff between cost and speed in MOS memories in that
device area tends to increase for higher speed and, thereby, reduce the
number of bits per chip. The silicon gate n channel memories with 4096
bits/chip will have cycle times in the order of 500 ns and less with access
times of less than 300 ns. This should be representative for what can be
expected without pushing speed at the expense of area.
Memory Hierarchy for Airborne Computer
The memory hierarchy will naturally depend on the final organization
of the system, but we can now illuminate some alternatives.
Starting with the processing units themselves and referring to Table 3,
we will probably require a read-only memory for the micro-control of ins-
tructions. The built-in ROM will also have a program sequence to be used
for loading the initial programs to the working memory from one of several
20
possible input devices. This program loading would normally take place on
ground, but could also be performed in flight via the communication inter-
face. When programs are stored in redundant memories and if loss of data
in one of the memories is suspected, transfer from other units may be
another method of loading.
There may be a few programs of extremely critical nature, such as for
flutter control and possibly for executive control that require an extra
margin of safety. These programs may be permanently stored in one or more
read-only memories.
The equipment for accumulation of in-flight data for later use in
maintenance and failure analysis is also required. The means of storage is
highly dependent on the volume of data to be stored. Tape recorder, cas-
sette or loop, drums or disks are candidates for recording high volumes of
data at low cost/bit. All have moving parts and are sensitive to mechanical
shocks. Ruggedized designs have been used on-board aircrafts before and in
some more severe environments than the planned application. One example is
a disk memory from Librascope that has been used in airborne applications.
The cost per bit of that memory at a capacity of 350,000 bits is 0.57£.
This is approximately the same price that MOS memories will be avail-
able by 1974. At 700,000 bits of memory, the same disk would reduce
the bit price to 0.33£. It would probably be 1975 or 1976 before high
capacity MOS memories could be bought at that price. The sharing of power
supplies, control circuits and clock drivers tends to improve the economy
for large MOS memories.
The disk memories have, of course, a distinct advantage in the sharing
of a common mechanism as long as capacity can be increased by adding heads
only. The optimum case is always when all head positions are filled and
used. The optimum case of the disk mentioned above would be a capacity of
7M bits and 100 heads at a cost per bit of 0.09£. Figure 2 compares the
cost per bit as a function of memory capacity for the disk memory discussed
above with that of MOS memories 1972, 1973 and 1975. The rate of decrease
per bit of the MOS memories will, by 1975, still be high compared to the
change of cost for the disk memories. By 1975 it will be more economic to
use MOS memories than disks up to 600-700K bits of memory. The crossover
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point will, in later production years, move even further to the right.
The advantages of using MOS memories are low weight, small dimensions, and
convenience for expansion.
One memory technology that has attracted attention and has been used
in aerospace applications is the plated wire memory technique. Stated ad-
vantages are: non volatility, lower power and voltage requirements, and
shorter access times than for core memories. Production techniques have
been improved, making wires down to 2-3 mil diameter feasible. In spite of
remarkable cost reductions, the costs are still close to ten times higher
than those for core and MOS memories, a disadvantage that will be even worse
relative to MOS memories in the next few years. The higher cost of this
memory may, however, be acceptable to a user with strong enough belief in
this specific technique. However, we recommend the more economical and,
with reference to our earlier discussion of volatility, equally or more re-
liable MOS memory.
Other advanced memory techniques such as bubble memories, charge-
coupled devices, Soniscan, domain tip, etc., are all very interesting can-
didates for future systems, but will, in our opinion, not be ready for in-
corporation in the earlier systems based on this project. A flexible system
organization must, however, allow the inclusion of new technology, when it
is practical and competitive.
Memories for the proposed class of machines should be designed using
semiconductors, rather than magnetic cores. The semiconductor memories
will, almost certainly, use MOS devices and will consist primarily of random
access structures with some use of shift registers for I/O and inter-
processor buffering. Operating power for the memories will be decreased
below present levels, so that less than 1 p,W per bit will be required
while the memory is "idling" and less than about 50 |iW per bit while the
memory is active at the normal bit rate. High-speed memories will be cons-
tructed on insulating substrates such as sapphire within 5 to 10 years and
the use of insulated substrate memories is recommended.
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IV INTERCONNECTION TECHNOLOGY
As work on computer architecture progresses, it becomes clear that to
achieve the reliability goals, several independent processors would be re-
configured rapidly on the occasion of a failure, so that the computational
task at hand can proceed without error or undue delay. From the standpoint
of physical configuration, it is desirable to package each processor on a
*
separate card for ease of manufacture, test and maintenance. Having each
processor a separate entity also makes it easier to guarantee that the pro-
cessor function is indeed independent. In addition to processor cards,
there will be other cards for other functions, such as input/output cir-
cuits and power supply.
Semiconductor chips within each card structure may be packaged in sub-
groups for memory or other functions.
The group of cards comprising the computer system will probably be
located in the same enclosure but elements of the input/output circuitry
may be located in other enclosures mounted some distance away in the air-
craft .
The following discussion emphasizes the requirements for data paths
but it should be realized that appropriate interconnection networks are
required also for power supply leads and control signals.
Data Path Requirements
In the following discussion, we consider the number of paths required
for data and program transfer, the speed required for the paths and various
means available for providing data paths that are reliable and economical.
Three different levels of data path interfaces are considered:
The term "card" is used to describe each major subassembly,
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The "A" level, consisting of connections from chip to chip within a
card; the "B" level, comprising the card-to-card connections, and the "c"
level, containing connections from box to box and connections to points
outside the main computer system.
Chip-to-Chip Connections, "A" Level
A processor assembly will consist of LSI chips for memory and for the
arithmetic unit, hybrid ICs for clock generators and power supply regulators
and some discrete devices. Even though the processor is complex, chip com-
plexity in a 1975 design will also be high, so that relatively few chips
will be needed for the memory, processor and the input/output circuits.
We assume 2,000 gate complexity for a processor and 32K bytes (256,000 bits)
for the memory.
If a complexity for the memory of 4,096 bits per chip is assumed, then
64 memory chips would be required. The number of pins required for data
and other interconnections is shown in Table 4 for the cases of single-bit
data (4,096 words) and 8-bit data (512 words).
Since the non-memory circuits in a semiconductor memory system con-
tribute approximately 30 percent of the complexity, the total pin count can
be obtained by increasing the memory numbers by 30 percent. Thus, the single
bit organization would require 1.3 X 1280 or about 1,700 pins and the 8
bit organization would require about 1.3 X 1984 or approximately 2,600 pins.
To compare this with a core memory, we must consider the total number of
wire connections (soldered, wire wrapped, etc.) in such a memory. Consider
the core memory to be composed of 64 core planes each containing 4,096 bits
arranged as a 64 X 64 array. Representative figures for required connec-
*
tions are shown in Table 5. Even allowing for reduction of connections bj
usirig alternative construction techniques, the total number of connections
*
The use of special fabrication techniques such as "folding" can reduce
the number of connections required, but not by a sufficient amount to
invalidate the conclusions reached.
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Table 4 - Connectors in LSI Memory
Function
Data
Address
Clock, Power &
Control
Pins/Chip
Total Pins for
Memory
Single-bit data
2X1 = 2
12
6
20
1280
Multiple (8) bit data
2 X 8 = 16
9
6
31
1984
Table 5 - Connectors in Core Memory
Per
Plane
Per
Memory
of 64
Planes
X connections
(both edges)
Y
Sense line
Total
Item above (X 64)
Decode, control, clock,
etc. (estimated)
Total
Number of connections
128
128
2
258
16K
IK
17K
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is an order of magnitude higher than for the LSI case shown in Table 4.
Memory failure due to faults in the connections will therefore be sig-
nificantly less for LSI than core memories, assuming the same reliability
for the connections.
Card-to-Card Connections, "B" Level
If data is transmitted in parallel groups from card to card, each card
might typically have eight data input leads and eight data output leads.
In addition, approximately six leads would be required for power supply and
control and another ten leads for test purposes. A total of 32 leads would
suffice for a parallel organized system. If serial organization is used,
only one lead in and one lead out would be required for data paths and four
leads for test. Adding six leads for power supply and control brings one
to a total of 12 connections required. This assumes asynchronous (clock-
free) serial operation.
If ten parallel-connected cards are used in the computer box, then
about 320 total connections would be needed from card to card and about
160 would be required for data paths. If serial organization were used,
only about 120 total connections need be provided and only about 20 data
paths.
These estimates assume a non-redundant data path system. Redundancy
will probably be required so that the number of data paths may double or
triple. This factor tends to favor serial organization for inter-card data.
Box-to-Box Connections, "c" Level
The computer input/output channels represent a mixed variety of signals
since these channels communicate with a variety of sensors and other "black
boxes." These channels will probably be serial and perhaps 100 channels
will be needed. If multiplexing is used on channels, the number of input/
output data paths will be reduced since the same channel can be time-shared.
If auxiliary drum is used for storage of navigation data, there will
be a special input/output channel required.
28
System Speed Requirements
The results of the other tasks suggest that the data paths must support
communication between elements at speeds ranging from about 2 to 20 mega-
bits per second. Since the computer system will be byte organized, a par-
allel communication structure would be required to operate at only about
1/8 of this rate.
Three general types of failures can occur in an interconnection net-
work. They are faults of a permanent nature (such as a stuck flip-flop),
temporary faults (such as those caused by noise or intermittent connections)
and faults which can be either permanent or temporary but which cause perm-
anent damage to other assemblies (a propagated damage fault).
The effects of these kinds of failures in the coupling element of an
interconnection system depend on where the coupler is located in the inter-
connection hierarchy. At the primary level ("A"), the important effect is
simple failure, since noise is not usually a factor. Intermittent failures,
such as a poor bond, may result in an unfortunate but unavoidable decision
to permanently disqualify an entire processor.
At intermediate levels of connection from card to card ("B" level),
noise considerations become more important, since longer leads are involved,
but propagated damage becomes very important. Propagated damage at the "B"
level would, for example, result in permanent damage to one processor as
the result of a failure in an adjacent processor.
At the highest level of interconnection from box to box ("c"), prop-
agated damage could cause direct malfunction of devices in the input/output
area. A temporary fault would cause another try to be made at a problem
solution, for example, but would not seriously impair the long-term system
performance.
Means of Providing Data Paths
We have considered eight different ways of communicating between
various elements of the computer system. These range from simple wire con-
nections at logic signal level to communications using fiber optics and
optical couplers. None of the coupling means are applicable at all levels
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of the interconnection system hierarchy for providing data paths for reasons
of economy and performance. The following comments are restricted to the
eight means of providing data paths.
Wire-Logic Signal Level
Use of direct wires between elements on a card is the least expensive
way to provide paths and can be done at logic signal levels, typically 5
volts. The speed can be as high as about 20 MB (mega bits per second)
without requiring expensive interconnect structures. Providing a path
between adjacent packages or chips would cost about 20$ per path.
Wire-HNI Interface Circuits
When data paths extend from one card to another or from one assembly
to another there is often difficulty with noise being coupled into the
circuits through the wiring and causing bit errors. To alleviate these
kinds of problems, HNI (High Noise Immunity) interface circuits such as
line drivers and line receivers can be used between system subassemblies.
Typically, this kind of circuit operates on a relatively high voltage supply
of 10 to 20 volts and provides at least 5 volts of immunity to either out-
side interference or cross coupling between circuits. Circuits of this
kind will cost about $1.00 per circuit or $2.00 for the path. Bit rate is
usually restricted to about 10 MB (mega bits per second). HNI circuits
also tend to reduce the susceptibility of systems to propagated damage.
Wire/LED/PT Devices
Isolators are now available using LED (Light Emitting Diode) light
sources and PT (Photo-Transistor) units for transferring digital informa-
tion through an optical medium. These devices are relatively inexpensive,
about $2.00, and will operate at bit rates up to about 1/2 MB. The coupling
has very high common mode noise rejection and excellent protection against
propagated damage. For the system under consideration, the main restriction
is that the data rate is low so that parallel connections must be used.
Wire/LED/PD
A LED source can also be used with photodiodes to allow bit rates up
to about 10 MB and retain the other advantages of the LED/PT isolator.
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Because the coupling efficiency is poor, amplifiers must be provided so
that the cost is increased. Devices of this kind with amplifiers to
restore levels to normal logic signals typically operate up to 10 MB and
cost about $10.00.
Wire/Magnetic Coupling
Some systems have been designed using data paths consisting of wires
to carry current and a magnetic coupling using a square loop core into the
various system elements. This kind of coupling means is relatively in-
expensive but usually limited to about 1 MB. Cost depends on how the
assembly is connected but is about $3.00. Like the PT isolators, low
speed requires parallel use in many system data paths.
A disadvantage of this kind of isolator is that dc logic levels can-
not be transmitted, so that the data needs to be converted to a pulse form.
Fiber Optics/LED/PT or PD
It is possible to use a fiber optic bundle with a LED source in one
box coupled by fiber optics to a data sink in another box. The light sensor
can be either a phototransistor or a photodiode with corresponding changes
and performance. With a PT sensor, data rates of about 1/2 MB are possible
at a cost of about $5.00 for the sensors and LED source. With photodiodes
the bit rate can be 10 MB but the cost is considerably higher due to losses
in the optics and the lower sensitivity of the photodiode. Providing a data
path in this manner would probably cost about $20.00 per path, not including
the cost of the optic fiber.
Wire/Monolithic LED/PT Isolator
A recent development has allowed the construction of optically coupled
isolators using monolithic construction so that both the LED source and the
PT or PD sensor can be constructed on the same chip. Details of the device
construction are still proprietary but performance is reported to be very
good. Data rates of about 5 MB are attainable with costs predicted in the
$5.00 to $10.00 range.
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Table 6 lists five interconnection schemes believed to be most ap-
propriate for this computer. The fiber optics isolators and the magnetic
coupling method have been omitted from further considerations due to their
relatively poor cost/performance. It is reasonably clear that for chip-to-
chip paths direct wire or PC board connections at the logic level will be
adequate and relatively inexpensive. The only cost involved is the PC board
connection. This, of course, assumes no data path switching. For the "B"
level connections from card to card, connections at logic level would cost
only about $1.20 and result in a cost of about 6£ per MB. HNI circuits
would cost about $3.20 per path or 32£ per MB and provide a fair protection
against propagated damage. The optical isolators are more expensive but
offer nearly perfect protection against damage from power supply failure or
test voltages.
In the "c" category, direct logic level connections are not feasible
due to noise problems. HNI is possible and workable, resulting in a cost
of about $6.20 per path plus cost of installation. This results in about
a 62£ per MB cost. The optical isolators are much more attractive in the
"c" category due to the excellent protection obtained from both noise and
propagated damage.
As mentioned earlier, the cost of this alternative is based on about
85 paths per card required at the "A" interface for serial organization, a
total of 850 for the assumed system. This corresponds to $170 at 20£ a path
for the connections at logic level. If parallel organization is assumed,
6700 paths would be required for all the cards, a total cost of $1,340.
At the "B" interface, 160 paths would be needed for parallel-organized
systems, and 20 paths for serial organization. Direct connection would be
possible, but not recommended, so that HNI would be indicated at $3.20 each.
The cost for parallel paths in the computer box would be about $284 and only
$64 for serial circuits.
The advantages of optical isolation could be obtained by doubling these
costs.
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As mentioned earlier, some form of data-path redundancy will probably
be needed so that a final system design would require more than the above
numbers of devices at the "B" interfaces. The box-to-box paths at the "c"
interfaces could be provided by HNI circuits, but this would not provide
protection from propagated damage. We have assumed that roughly 100 paths
would be required from box to box, but some of these paths will be obtained
via multiplexing and others will be direct. Data rates are expected to be
below 5 MB in all cases, and much lower in some. The monolithic isolator
would, therefore, be applicable at a cost of about $8 per path, or a total
cost of roughly $800, since serial transmission will probably be used.
The preceding discussion shed some light on the options available for
providing data paths in the computer at various levels in the structure.
We can also estimate roughly the cost of providing these data paths by
various means. The failure rate in the ordinary sense of the added circuits
required in the data paths, such as HNI circuitry and optical isolators, is
probably not going to adversely affect the system reliability. The value
of providing some feature such as freedom from propagated damage is more
difficult to determine. Certainly one wants to be assured that each of the
processor cards in the system is independent and will not be affected by
other failures, either in adjacent processors or in other boxes in the air-
craft. HNI circuits can do a reasonably good job at the "B" level but are
believed inadequate at the "c" level. Propagated damage is much less likely
with HNI circuits but is almost inconceivable with optically coupled cir-
cuits . A factor which strongly affects the cost of providing data paths is
whether or not the system is organized serially or in parallel.
Data paths within the proposed computer will use different technologies
depending on the hierarchy in the interconnection system. For chip-to-chip
connections, we recommend conventional printed circuit boards with special
precautions to minimize crosstalk and signal distortion due to the high bit
rates required. For card-to-card connections, the optical coupler would be
the recommended method for providing data paths, since propagated damage is
prevented by their use. For box-to-box connections, optical couplers are
also recommended and fiber optic devices may be substituted for optical cou-
plers within five to ten years.
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Reliability
The proposed computer system will have a very large number of semi-
conductor devices and most of the devices will be used for memory.
Approximately 80% of the semiconductor circuits will be used directly
for memory or associated with the memory function. The processes used
for producing the circuits must be mature and well understood. In addition,
extensive use should be made of testing the finished circuits and aerospace
level inspection should be enabled where practical. At present, the failures
observed in semiconductor systems are usually dominated by interconnect
failures at the chip level. By careful quality control procedures, the
failures due to chip level interconnects can probably be reduced to about
—810 failures per hour. However, the internal failures in the device struc-
ture will also contribute significantly to the overall failure rate, so that
the failure rate at the chip level will be about 10 per hour due to all
causes,
For the first few hundred hours after the system is assembled, higher
chip failure rates can be expected, but since the system is fault-tolerant,
this should not be serious; only operating costs are affected.
Although the logic circuits represent only about 20 percent of the chips,
more effort will be required for reliability assurance, due to the variety of
circuits needed, compared to the more standardized chips used for memory.
Power supply and input/output circuits will also require more effort than the
memory, since the number of circuit elements is smaller, and in the power
supply case, higher power devices are needed. These circuits should receive
extensive "burn-in" prior to flight use.
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V SUMMARY AND RECOMMENDATIONS
This portion of the project work was divided into three areas: logic
circuits in the processor and subsystems, memory technology, and intercon-
nection technology. As the work on computer architecture progressed, it
became clear that a redundant system using a multiplicity of identical pro-
cessor subsystems would be required; this departure from conventional com-
puter architecture imposed a new set of constraints on logic, memory and
interconnection technology.
The arbitrary logic in the processor and input/output subsystems can
be done in a number of ways. The Programmed Logic Array (PLA) appears to
be most effective for low qualities of computer systems, provided that
their functional characteristics are compatible with the logical organiza-
tion of the processor. For some of the arbitrary logic areas, however,
specialized custom LSI circuits will also be needed. The preferred tech-
nology for the PLA chips and for the custom LSI chips is CMOS.
Most of the computer memories now in use employ magnetic core tech-
nology. However, the recommended architecture for the computer system uses
distributed memory, which favors a semiconductor memory approach rather than
the use of magnetic cores or magnetic wire. In addition, both Read-only
Memories (ROM) and Programmable Read-Only Memories (PROM) are available
using semiconductor technology. The PROM and ROM structures allow storage
of essential information for system start-up in the same manner now provided
by magnetic memories. For data storage during power interruption or at
brief out-of-service intervals, low power shift register memories are avail-
able which can be operated on small batteries for several hours, even though
the system power is unavailable. The proposed all semiconductor system,
therefore, will provide higher speed performance than magnetic memories and,
in addition, allow smaller memory assemblies.
Both shift register and random access memories will be used (the latter
dominating) and will be based on MOS device technology. For the high-speed
random-access memories associated with the processor chips, an insulated
substrate technology using materials such as sapphire with high-speed CMOS
circuits is preferred.
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Data paths within the computer will use different technologies depend-
ing on the hierarchy in the interconnection system. On each subsystem cir-
cuit card, the chip-to-chip connections will be best accomplished by using
conventional multi-layer printed circuit boards with special precautions to
minimize crosstalk and signal distortion at the high bit rates required.
The data rate for card-to-card connections will be lower and timing will be
less critical. However, noise is a more serious problem from card to card
and there is also the possibility of provocated damage. For these reasons,
the use of optical couplers is recommended for card-to-card data paths. For
box-to-box connections from the computer to other portions of the system,
optical couplers are also recommended and are available at adequate data
speeds and with excellent solution characteristics. Towards the end of the
period of interest, however, optic communications instead of wire or coaxial
cable couplings will be available and their use should be considered.
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